

Ahsanullah University of Science and Technology Department of Electrical and Electronic Engineering

LABORATORY MANUAL FOR ELECTRICAL AND ELECTRONIC SESSIONAL COURSES

Student Name : Student ID :

> Course No. : EEE 4232 Course Title : VLSI II Lab.

For the students of Department of Electrical and Electronic Engineering 4th Year, 2nd Semester

Table of Contents

Lab-0: Overview of VLSI-II Laboratory1
Lab-1: Introduction to Verilog HDL Programming6
Lab-2: Introduction to Functional Verification Using Verilog Testbench
Lab-3: Modeling Sequential Systems and Finite State Machine Using Verilog HDL
Lab-4: Introduction to Unix Shell
Lab-5: Synthesis using Genus Synthesis Solution
Lab-6: Physical Design Using Encounter Digital Implementation System (Part 1)77
Lab-7A: Physical Design Using Encounter Digital Implementation System (Part 2)
Lab-7B: Static Timing Analysis Using Encounter Digital Implementation System
Lab-8: Physical Verification and Power Analysis Using Encounter Digital Implementation System124
References and Acknowledgment

Lab-0: Overview of VLSI-II Laboratory

Objective

The main objectives of this lab are:

- Familiarization with Application Specific Integrated Circuits (ASIC) design flow.
- Overview of the VLSI-II lab.

Introduction

To design very large-scale integrated circuits some frontend and backend processes needed to be acomplished. The processes can be represented as a flow chart to show the life cycle of a chip which is called Application Specific Integrated Circuits (ASIC) design flow. A typical ASIC design flow is shown below.



Figure: ASIC design flow

System Specification

Design functionality, performance factors (speed, power, latency, throughput, dimension, data size), cost, I/O requirements etc are clearly stated at this stage.

Architectural Design

Determines required different architecture blocks to implement the design to maximize the performance factors. It also determines the algorithm for optimized connection of the blocks and formal verification is performed.

Design Implementation

The system can be designed in two ways: analog design and digital design. In the analog design process, circuit blocks are designed at the transistor level. On the other hand, the synthesizable RTL description of the device is programmed using Hardware Description Language (HDL) in the digital design process. HDL Programming can be easily implemented for any modern complex device as it gives the advantage of simulating and verifying the design output and functionality efficiently.

Functional Verification and Testing

Functional simulation is performed in this stage, and the logic of the system is verified using timing simulation and test vectors. If the functionality doesn't match the Function should be designed again

Logic Synthesis

The process of translating the RTL into a gate-level netlist is called Synthesis. In this process, the design is optimized, and technology mapping or library binding is done. The gate-level netlist must undergo formal verification to prove that RTL and netlist are equivalent.

Physical Design

Physical Design is the process of transforming a circuit description into a physical layout that describes the position of cells and routes for the interconnections between them. The physical design consists of the following steps.

- Design Import & Timing Mode Setup
- Floorplanning
- Creating Power Mesh
- Cell Placement and PreCTS optimization
- Clock Tree Synthesis and PostCTS opt
- Routing and Post-Routing Optimization
- Metal and Standard Cell Fill

Verification and Signoff

Verification would either be just before the tapeout stage of the chip or the stage where design is again taken back through the same flow for optimization. The following verifications are usually performed in this stage.

- Design Rule Check (DRC): It checks design rules such as shapes/size/spacing and many other complex rules of each metal layer.
- Layout vs Schematic (LVS): It checks whether the design layout is equivalent to its schematic.
- Antenna Rule Check (ARC): Checks for a large area of metals that might affect the manufacturing process.
- Electrical Rule Check (ERC): The methodology used to check the robustness of a design both at schematic and layout levels against various electronic design rules.

After all verifications, post-processing is applied where the physical layout data is translated into an industry-standard format called **GDSII**. The GDSII file is sent to the semiconductor foundry to convert it into mask data which is called **tapeout**. GDS II is a database file format that is the industry standard for data exchange of integrated circuit or IC layout artwork. It is a binary file format representing planar geometric shapes, text labels, and other information about the layout in hierarchical form. It is also referred as Graphic Design System.

Fabrication

The mask of physical design is sent to factories called fabs(clean room). Several masks are used in turn, each one reproducing a layer of the completed design Masks are used to create a specific pattern of each material in a sequential manner and create a complex pattern of several layers Introduction

For fabricating an IC in the clean room following steps are performed.

- Wafer Preparation
- Oxidation
- Lithography (Photoresist & Masking)
- Etching
- Dopant Incorporation (Diffusion & Ion Implantation)
- Crystal Epitaxial Growth
- Deposition
- Isolation
- Cleaning

Packaging & Testing

After fabricating the chip in a clean room, it should pass some specific tests before commercial use. If all test is confirmed it is packaged and sent to the consumer.

Chip

The final output of the process is a chip.

EDA Files

Liberty Timing File (.lib file)

ASCII representation of the timing and power parameters associated with any cell in particular semiconductor technology. Types of lib file Fast lib, Slow lib, and Typical lib. Basic differences among those libraries are Nominal voltage Nominal temperature cell leakage Power Capacitance, Fall power, Rise power, and Timing.

Library Exchange Format (.lef file)

LEF is a specification file for representing the physical layout of an IC in an ASCII format. It contains library information for a class of designs. It mainly contains Layer information, Via information, Placement site type and origin, and Macrocell definitions.

SDC (Standard Design Constraint)

The Standard Design Constraint format is used to specify the design intent, including the timing, power and area constraints for a design.

Cap table

Cap table contains information of parasitic Resistance and Capacitance which is used to model the interconnect of a design.

Cdb (Celtic Database)

For signal integrity analysis besides lib files, the tool required the .cdb files also. The main issues of concern for signal integrity are Ringing, Crosstalk, Ground bounce, Distortion, Signal loss, Power supply noise.

Commonly used EDA Tools

Function	Tools
Analog Design	Cadence Virtuoso, HSPice, LTSpice
Cell Layout Design	Cadence Virtuoso Layout Suit
RTL Coding	Cadence NCSim, ModelSim, Quartus
Synthesis	Cadence Genus, Yosys Open Synthesis Suite
Physical System Design and STA	Cadence Encounter, Innovus
Verification	Cadence Assura, Mentor graphic Calibre

Probable List of Lab Tasks

The following processes of VLSI ASIC design flow will be covered in the upcoming classes.

Front End Process

- Verilog HDL programming language.
- Functional Verification using Verilog Testbench.
- Modeling Sequential Systems and FSM using Verilog.
- Synthesis

Backend Process

- Physical Design
- Static Timing Analysis
- Physical Verification and Power Analysis

Assessment Procedure and Marks Distribution (Tentative)

Assessment Type	Percentage
i) Continuous Performance	10
ii) Lab Test-1	20
iii) Lab Test-2	25
iv) Assignment	15
v) Project	30
Total	100

Lab-1: Introduction to Verilog HDL Programming

Objective

The main objectives of this lab are:

- Basic terminology of Verilog HDL programming.
- Familiarization with different levels of Abstraction in Verilog HDL.
- Simulating Verilog HDL using ModelSim.

Introduction

A system or chip can be designed in two ways: analog design and digital design. In the analog design process, circuit blocks are designed at the transistor level. Nowadays high performing chips are designed with more smarter functions and that has increased the density of the transistor in a chip. In VLSI (Very Large-Scale Integration) technology chips are designed with more than 100,000 transistors. So it is not easy to design and verify such a complex system in an analog process. In the digital design process, according to the functionality of a chip, a synthesizable RTL description of the system is modeled using the Hardware Description Language (HDL). HDL gives the advantage of simulating and verifying the design output and functionality easily before they were fabricated on chips. For a long time, programming languages such as FORTRAN, Pascal, and C were used to describe sequential computer programs after that Hardware Description Languages (HDLs) came into existence to model the concurrency processes found in hardware elements. Some common HDLs are Verilog, System Verilog, VHDL, VerilogA.

Verilog Module

Modules are the building blocks of the Verilog design. Modules can be embedded within other modules, and a higher level module can communicate with its lower-level modules using their input and output ports. A module should be enclosed within a module and **endmodule** keywords. The following figure shows the structure of any Verilog module.

module module_name [(port_name{, port_name})];
 [parameter declarations]
 [input declarations]
 [output declarations]
 [inout declarations]
 [wire or tri declarations]
 [reg or integer declarations]
 [function or task declarations]
 [assign continuous assignments]
 [initial block]
 [always blocks]
 [gate instantiations]
 [module instantiations]

Port Types

Port provides the interface by which a module can communicate with the internal and external environment. Based on the direction of the signal Verilog language allows three types of ports. Ports can be declared as follows.

Type of Port	Verilog Keyword
Input port	input
Output port	output
Bidirectional port	inout

Data Types

Verilog language has two primary data types called Nets and Registers.

1. Nets

- Represents structural connections between components.
- Declared as 'wire'.
- By default, one bit.
- All port declaration are implicitly declared as wire in Verilog

2. Registers

- Represents the variables used to store data.
- Declared as 'reg'.
- Stores/holds the last assigned value until it is changed.
- Must use register data type if a signal is assigned in procedural

In Verilog, **"parameter"** is used to declare constants and does not belong to any other data type such as register or net data types. A constant expression refers to a constant number or previously defined parameter. We cannot modify parameter values at runtime, but we can modify a parameter value using the **"defparam"** statement. In modern RTL design, **"localparam"** is used to declare constants.

Port Connection Rule

Verilog simulator shows violations if port connection rules are violated.



1. Input

- Internal input ports must always be **net (wire)** type.
- External input ports can be connected to **reg** or **net** type.

2. Output

- Internal output ports can be either **reg** or **net** type.
- External outputs must be **net** type.

3. Inouts

- Internally and externally inout ports must be **net** type.
- They are bidirectional.eg-power, ground, etc.

4. Width Matching

It is legal to connect internal and external items of different sizes when inter-module port connections. However, a warning is typically issued that the width does not match.

5. Unconnected Ports

Verilog allows ports to remain unconnected. For example, a full adder module has three inputs (A, B, C) and two outputs (sum, carry). So, if we don't want to use any of the inputs or outputs during the submodule call, we simply ignore that by keeping the place blank. Example if a module is full_add(A, B, C, SUM, Carry) during the submodule call if we want to ignore the C input can write as full_add a1(x,y, ,z,l)

Literals

Literals are used for representing constant numbers. The syntax for a constant is shown below.

<size>' <sign><base> <number>

* The number of binary bits the number is comprised of. *Default is 32 bit *Indicates if the number is signed. *Either s or S. *Not case sensitive. *Default is unsigned *Radix of the number. *Binary: b or B *Octal: o or O *Hexadecimal: h or H *Decimal: d or D *Not case sensitive. *Default is decimal. Number according to base.

The following example demonstrates the Verilog syntax for different literals and data types.

1	parameter a,b,c,d,e	f,g,h; // declaration of multiple variables of parameter type
2	reg [7:0]i;	// reg type variable declaration which can store up to 8-bit
3	reg[7:0]j;	// reg type variable declaration which can store up to 8-bit
4	a=549;	// decimal number 549, no size specified
5	b=4'bx;	//4-bit unknow value xxxx
6	c=8'hfx;	// 8-bit number equivalent to 8b1111_xxx
7	d='h8FF;	// hex number, no size specified
8	e=5'd3;	// 5-bit decimal number 00011
9	f=8'b00001011;	//8-bit binary number 00001011
10	g=8'b0000_1011;	// "_" is a separator used to improve the readability of 8-bit number 00001011
11	h=8'b1011;	//8-bit binary number 00001011
12	i=4'sb1011;	// 4-bit positive signed number 00001011
13	j= - 4'sb1011;	//initializes with 1011 then for negative sign 2s complement is performed which
		is 0101 then 4 zeros are padded for signed value 00000101

Example 01 is not a complete Verilog Module it just demonstrates the syntax

Verilog Operators

To represent the functionality of a digital system different operators such as logical, bitwise, etc. operators must be used. In the following table, different Verilog operators are shown.

{}	concat	tenation	~	bit-wise NOT
+ - * .	/ **	arithmetic	&	bit-wise AND
%		modulus	11	bit-wise OR
> >= <	<=	relational	^	bit-wise XOR
1	logical		^~ ~^	bit-wise XNOR
&&	logical		8	reduction AND
101010111	logical		1	reduction OR
11	9		~&	reduction NAND
==		equality	~	reduction NOR
!=	-	inequality	^	reduction XOR
	case e	quality	~^ ^~	reduction XNOR
!==	case i	nequality	<<	shift left
?:	conditi	onal	>>	shift right

Table demonstrating different operators

The following example demonstrates the basic logical syntax of basic logical operation used in digital system representation. We can represent the logical expressions in two ways called **Gate Instantiations** and **Continuous Assignment.**



Verilog Modeling Styles

Digital systems are generally modeled in four ways called **Switch-level modeling**, **Gate level or structural modeling**, **Data flow modeling** (DFM), and **Behavioral modeling**.

N.B: RTL is a combination of Data Flow and Behavior Modeling styles. The logic synthesis tool can generate a gate-level netlist from RTL.

1. Switch level Modeling

This method provides mechanisms for modeling MOS transistors using Verilog. This modeling style is used in very specific cases, for designing leaf cells in a hierarchical design. Switch-level modeling is not detailed enough to catch many of the problems.

The following example demonstrates the Verilog HDL code of an CMOS inverter using the switch level abstraction.



2. Gate level or structural modeling

In this method, a system is designed using predefined gates or user-defined primitives. It is white box modeling because every design is visible inside the design. It is the lower level of abstraction.

The following example demonstrates the Verilog HDL code of a two to one multiplexer module using the gate level abstraction.

1 /* 2 Steps for Gate Level Modeling 3 I. Develop the Boolean function of output II.Draw the logic diagram. 4 5 *III.Connect the gates with nets(wires).* */ 6 7 module mux_2to1(s,Io,I1,Y); 8 input s, lo, l1; 9 output Y; 10 wire w1,w2,w3; 11 not (w1,s); 12 and (w2,lo,w1); 13 and (w3,s,I1); 14 or (Y,w2,w3); endmodule 15

3. Data flow modeling (DFM)

In this method, a system is designed by specifying the data flow between input and output. It uses continuous assignment statements to drive a value on a net or wire. It is a higher level of abstraction than the gate level. It may be either black-box modeling or white-box modeling depending on the design complexity.

Example 05

The following example demonstrates the Verilog HDL code of a two to one multiplexer module using the data flow modeling.

```
/*
 1
    Steps for Data Flow Modeling
 2
3
    I.Obtain the relation between output and input.
    II.Impalement the logical relation using "assign" statement.
4
5
    */
6
    module mux_2to1(s,Io,I1,Y);
 7
    input s,lo,l1;
8
    output Y;
9
    wire w1,w2,w3;
10
    assign w1=~s;
11
    assign w2=lo & w1;
12
    assign w3=s & I1;
13
    assign Y=w2 | w3;
```

14 endmodule

4. Behavioral modeling

In this method, a system is designed and implemented in terms of a design algorithm based on the behavior of the design and its performance. Verilog behavioral code must be inside procedural statements/blocks only. It is the highest level of abstraction. It is also known as black-box modeling.

Procedural Block

There are two types of procedural blocks in Verilog called **"Initial"** and **"always"** blocks. Procedural blocks are evaluated in the order in which they appear in the code that's why it is also known as sequential statements. Procedural statements assign values to reg, integer, real or time variables. Procedural blocks cannot assign values to nets.

a) "initial" Block

- Statements inside the initial block are executed only once.
- Executes at time zero.
- Used in Test bench

b) "always" Block

- Sensitivity list or list of signals that directly affect the output result must be defined in always block.
- Whenever the value of a signal in the sensitivity list changes then the statements inside the always block is executed.

i ys @ (sensitivity_list)
n
[procedural assignment statement]
[if-else statement]
[case statement]
[while, repeat and for loops]
[task and function calls]

Example 06

The following example demonstrates the Verilog HDL code of a two to one multiplexer module using the behavioral modeling style. The always procedural block is used here to set the output of multiplexer(y) whenever any of the inputs (Io and I1) or selection input (s) changes.

1 /*

- 2 Steps for Behavioral Modeling
- *I.Develop a behavioral algorithm (like 'C' programming).*

```
II.According to the algorithm insert the behavioral statements inside the appropriate procedural
 4
 5
    block
 6
     */
 7
    module mux_2to1(s,Io,I1,Y);
    input s, lo, l1;
 8
 9
    output reg Y;
    always@ (s,lo,l1) //if we use always @* The * operator will automatically identify all sensitive variables.
10
11
    begin
12
             if(s==0)
                     Y=lo;
13
14
             else
15
                     Y=11;
16
    end
    endmodule
17
```

Hierarchical Modeling

A Hierarchical methodology is used to design simple components to construct more complex components There are two design approaches when writing code in a hierarchical style called **Top-Down** and **Bottom-Up** methodology.Typically, designers use these two approaches side-by-side to construct complex circuits.

1. Top-Down Methodology

In a top-down design methodology, we define the top-level block and identify the subblocks necessary to build the top-level block. We further subdivide the sub-blocks until we come to leaf cells, which are the cells that cannot further be divided.



Figure: Block representation of **Top-Down** methodology

2. Bottom-Up Methodology

In a bottom-up design methodology, we first identify the building blocks that are available to us. We build bigger cells, using these building blocks. These cells are then used for higher-level blocks until we build the top-level block in the design.



Figure: Block representation of Bottom-Up methodology

Example 07

The following example demonstrates the Verilog HDL code of a full adder following the **Hierarchical Modeling** style. In the design, the half adder is constructed from the predefined logic gates and then the half adder instance is used twice to design the full adder. This creates two instances in the same module.

```
module Full_Adder(A,B,Cin,sum,carry); // Top module
 1
2
    input A,B,Cin;
3
    output sum, carry;
    wire s1,c1,c2;
4
 5
    Half Adder sm1(s1,c1,A,B);
    Half_Adder sm2(sum,c2,s1,Cin);
6
 7
    or o1(carry,c1,c2);
    endmodule
8
9
10
    module Half_Adder(s,c,x,y); // macro cell
11
    input x,y;
12
    output s,c;
    xor s1(s,x,y); // predefined primitive or leaf cells
13
14
    and c1(c,x,y);
15
    endmodule
```

N.B. One module can be instantiated to another module without maintaining the I/O sequence using the **Namely Wise Instantiation** method (*.currentmodule_variable*(*submodule_variable*)).

Blocking and Non-Blocking Assignment

Blocking (=) and non-blocking (<=) assignments are provided to control the execution order within an always block. All the previous examples of combinational circuits used blocking assignments. But if the subsequent assignments depend on the results of preceding assignments non-blocking assignments needed to be used. The following examples demonstrates the use of blocking and non blocking assignments.

Example 08

In the following example, we have tried to design a shift register module named **shift_reg** using the blocking assignment.

1	module shift_reg(clock,W,Q);	
2	input clock,W;	
3	output reg[3:0]Q;	
4	always@(posedge clock)	
5	begin	
6	Q[3]=w;	
7	Q[2]=Q[3];	
8	Q[1]=Q[2];	
9	Q[0]=Q[1];	
10	end	
11	endmodule	

Now let us try to realize the output of Example 07 for that let us consider Initially Q=0000 and W=1. Now for the first two positive edges of the clock, the output will be following.

Output
//After the first positive edge of the clock
Q[3]=W=1;
Q[2]=Q[3]=1;
Q[1]=Q[2]=1;
Q[0]=Q[1]=1;
//After the second positive edge of the clock
Q[3]=W=1;
Q[2]=Q[3]=1;
Q[1]=Q[2]=1;
Q[0]=Q[1]=1;

Now from the output, we can notice that the output is always the same. For a shift registrar, we know that the output will propagate bit-wise sensing each clock trigger but in the design of Example 08 that is absent due to the use of blocking assignment as the variable update is executed in the order they are coded. It should be noted that the blocking assignment blocks the

execution of the next statement till the current statement is executed. So, it can be said that blocking assignment is useful for combinational circuits.

Example 09

In the following example, we have modified the **shift_reg** module of Example 08 by replacing the **blocking** assignment with "**non-blocking**".

1	module shift_reg(clock,W,Q);	
2	input clock,W;	
3	output reg[3:0]Q;	
4	always@(posedge clock)	
5	begin	
6	Q[3]<=w;	
7	Q[2]<=Q[3];	
8	Q[1]<=Q[2];	
9	Q[0]<=Q[1];	
10	end	
11	endmodule	

Now let us try to realize the output of Example 08 for that let us consider Initially Q=0000 and W=1. Now for the first two positive edges of the clock, the output will be following.

Output
//After the first positive edge of the clock
Q[3]=W=1
Q[2]=Q[3]=0
Q[1]=Q[2]=0
Q[0]=Q[1]=0
//After the second positive edge of the clock
Q[3]=W=0
Q[2]=Q[3]=1
Q[1]=Q[2]=0
Q[0]=Q[1]=0

Now from the output, we can notice that the output is propagating bit-wise by sensing each clock trigger after using the blocking assignment as the variable update process is executed in parallel. In this code execution of the next statement is not blocked due to the execution of the current statement. This method is useful for modeling sequential circuits and generating concurrent statements.

There are three types of assignments in Verilog, **continuous** (assign), **blocking** (=), and **non blocking** (<=).

The following example demonstrates the Verilog HDL code of a D Latch

```
    module D_FF(clock,D,Q);
    input clock,D;
    output reg Q;
    always@(*)
    if(clock)
    Q<=D;</li>
    endmodule
```

Example 11

The following example demonstrates the Verilog HDL code of a D flip-flop. A D flip-flop is a 1-bit data storage device that saves one-bit data depending on its input D and clock pulse. When a clock edge is triggered, whatever input is present in D goes to the output Q.

```
1 module D_FF(clock,D,Q);
input clock,D;
output reg Q;
always@(posedge clock)
5 Q<=D;
6 endmodule
```

Example 12

The following example demonstrates the Verilog HDL code of a 4 to 2 priority encoder with a valid bit. In the example, the **casex** statement is used. In Verilog, there are three types of variations in case. The **case**, **casex** and **casez** all do bit-wise comparisons between the selecting *case expression* and individual case item statements. In the **case** statement, the values **x** or **z** in an alternative are checked for an exact match with the same values in the controlling expression. On the other hand, **casex** ignores any bit position containing an 'x' or 'z'. The **casez** statement only ignores bit positions with a 'z'.

1	modulo p. opcodor. (to2(DV));
1	module p_encoder_4to2(D,Y,V);
2	input [3:0]D; //declaring variable for input
3	output reg [1:0]Y; //declaring variable for output
4	output reg V; //declaring the variable for valid bit
5	always@ *
6	begin
7	casex(D)
8	4'b0001:
9	begin
10	Y=2'b00; V=1;

11	end
12	4'b001x:
13	begin
14	Y=2'b01; V=1;
15	end
16	4'b01xx:
17	begin
18	Y=2'b10; V=1;
19	end
20	4'b1xxx:
21	begin
22	Y=2'b11; V=1;
23	end
24	default:
25	begin
26	Y=2'bx; V=0;
27	end
28	endcase
29	end
30	endmodule

Simulating Verilog HDL

- Find the following icon on your PC and double-click on the icon to run the software. (Search: ModelSim - Intel FPGA Starter Edition Model Technology ModelSim - Intel FPGA Edition vsim 2020.1 (Quartus Prime 20.1))
- 2. The following window will pop up.



3. Execute **File** → **New** → **Project.** The **Create Project** window will appear.



In the Create Project window change the Project Location to your directory (e.g. D:/150205022/Lab-1/Full_Adder) and give a name in the Project Name field. After that click on the OK button.

[Project name must be same as the top module]

Create Project		×	
Project Name Full_Adder			
Project Location D:/150205022/Lab-1/Ft	ull_Adder	Browse	
Default Library Name work			
Copy Settings From modelsim_ase/modelsim	n.ini E	Browse	
Copy Library Mappings (Reference Lib	orary Mappings	
	c	K Cancel	

5. The Add items to the Project window will appear. Select the Crete New File button.

ī	Add items to the P	roject	\times
ſ	Click on the icon to	add items of that type:	
	Create New File	Add Existing File	
	Create Simulation	Create New Folder	
		Cle	ose

6. In the **Create Project File** window fill up the **File Name** field which must be identical to the project name and top module name. Also, select Verilog from the **Add file as type** dropdown menu. And ten click **OK** button.

K Create Project File		×
File Name		
Full_Adder		Browse
Add file as type	Folder	
Verilog 💌	Top Level	•
	Ok	Cancel

7. The **Add items to the Project** window will appear again. Click on the **Close** button.



8. Now the ModelSim window will look like the following figure.

ModelSim - INTEL FPGA STARTER EDITION 2020).1			- 🗆 🗡
ile Edit View Compile Simulate Add Pro	oject Tools Layout Book	marks Window Help		
■ - 🚅 🗑 🍮 🎳 👗 🐚 🏙 😂 😂 🧉			· 🐊 - 👔 🛛 Layout NoD	esign 🗸 🗸
ColumnLayout AllColumns				
43 - 43 - 43 43 - 43				
	<u> </u>	- 🔆 Search:	. \$\$ \$\$	S S S B B B B
	Wave - Default			+ @
Name StatusType Orde(Mi Full_Adder.v ? Verilog 0 1:	💫 +	Msgs		
	Now	0 ns	200 ns	400 ns
	Cursor 1	0 ns 0 ns		
Library 💥 Project 🗙 🔹 ک	∠		💽 📕 🔛 Search F	for ▼ □ {a} ▼ (
Transcript				; + a [*]
<pre>b Loading project aa b reading C:/intelFPGA_lite/20.1/models b Loading project Full_Adder fodelSim></pre>	im_ase/win32aloem//md	delsim.ini		

9. Now to open the editor window execute **File** \rightarrow **Open...**



10. From the appeared file browser select your Verilog file(.v format)



11. In the editor window write the Verilog module of your design. And save using the shortcut executing **Ctrl+S** every time.



12. Now click on the **Compile All** icon for compiling the design.

[alternatively, execute Compile → Compile All]



13. After successful compilation you will get the following message will appear in the **Transcript** window.

A	Transcript		+ ∎×
ŧ	reading	C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem//modelsim.ini	
ŧ	Loading	project Full_Adder	
ŧ	Compile	of Full_Adder.v was successful.	
М	odelSim>		•

14. Now to simulate the design click on the Simulate icon.

[alternatively, execute Simulate→ Start Simulation..]



15. The **Start Simulation** window will appear. From the **Design** tab, execute **work** → <**click on your project module name**> and click on the **OK** button.

Design VHDL Verilog	Libraries	SDF Others
▼ Name	⊽ Type	Path
- work	Library	D:/150205022/Lab-1/Full_Adder/work
Full_Adder	Module	D:/150205022/Lab-1/Full_Adder/Full
• vital2000	Library	\$MODEL_TECH//vital2000
+ verilog	Library	\$MODEL_TECH//verilog
	Library	\$MODEL_TECH//altera/verilog/twent
⊕ twentynm_hssi_ver	Library	\$MODEL_TECH//altera/verilog/twent
	Library	\$MODEL_TECH//altera/vhdl/twentyn
	Library	\$MODEL_TECH//altera/verilog/twent
	Library	\$MODEL_TECH//altera/vhdl/twentyn
+ twentynm	Library	\$MODEL_TECH//altera/vhdl/twentynm
•		•
Design Unit(s)		Resolution
work.Full_Adder		default

16. The following message will appear in the transcript if everything is done correctly.

```
ModelSim>vsim -gui work.Full_Adder

# vsim -gui work.Full_Adder

# Start time: 04:03:27 on Nov 04,2022

# Loading work.Full_Adder
```

17. The input and output variables defined in the Verilog will appear in the **Objects** window.

Objects	0 Mahaa		:+₫× Now む▶
Name	△ Value		NOW
🥠 а	HiZ	Net	In
🥠 Ь	HiZ	Net	In
🥠 с	HiZ	Net	In
会 carry	StX	Net	Out
会 sum	StX	Net	Out

18. Now go to the Wave window and select all the input and output variables of the Objects window and by right-clicking on your mouse execute Add Wave to place them in the Wave window.

💊 Objects 😑	•	ar X	Wav	e - Default	
▼ Name	[🗖 Now	≥ ►	🚖 🗸		
🔷 a	х	Regi.			
🔷 Ь	х	Regi.			
🔷 с	x	Regi.			
carry	View Dedaration				
🔷 sum	View Memory Cont	tents			
	Add Wave	Ctr	l+W		
	Add Wave New				
	Add Wave To				
•	Add Dataflow	Ctr	l+D		
Processes	Add to		•		
▼ Name	UPF		►		
INITI 🥥	Сору	Ctr	l+C		
	Find	Ctr	l+F		

19. All the input and output variables will be placed on the **wave** window and the wave window will look like the following.

💶 Wave - Default 🚃												+ 7	x
\$ 1.	Msgs												
/Full_Adder/a	HiZ												•
🖆 /Full_Adder/b	HiZ												
🥠 /Full_Adder/c	HiZ												
👍 /Full_Adder/sum	StX												
/Full_Adder/carry	StX												
													•
Al 📰 💿 🛛 Now	0.00 ns) ns	0.1ns	0.2	ns	0.3	ns	0.4	ns	0.5	ins	0.6	
🗟 🌽 🤤 🛛 Cursor 1	0.00 ns	0.00 ns											
۲. ()	< ►	•										Þ	
× Find: m							•		Search	For 💌	🗆 🗆 (a)		•
Wave × Full_Adder.v	×				_								« »

20. Now apply clock to each input variable. Right-clicking any input variable and from the popped-up menu execute **Modify** → **Clock**.

📰 Wave - Def	ault		
<u></u>			Msgs
	Object Declara	ation	
iFul 🥠	Add	I	
/Ful	Edit	I	
Ful 🔶 /Ful	View	- • I	
	UPF	+	
	Radix	I	
	Format	I	
	Cast to	F	
	Combine Signa	als	
	Group		
	Ungroup		
	Force		
	NoForce		
	Clock		
	Properties		0.00 ns

21. The **Define Clock** window will appear. Set parameters as per your requirement keep in mind all the units are in picoseconds by default.

M Define Clock	×
Clock Name	
sim:/Full_Adder/a	
offset Duty 0 50	
Period Cancel	
Logic Values High: Low: 0	
First Edge	
OK Can	cel

22. After defining all the input clocks, to evaluate the outputs write **run 100 ps** on the **Transcript** of ModelSim. Then the simulation will be performed for 100 ps.

force -freeze							
force -freeze	sim:/Full_Add	er/b l	ο, ο	{25	ps}	$-\mathbf{r}$	50
force -freeze	sim:/Full_Add	er/c l	0, 0	{12	ps}	$-\mathbf{r}$	25
VSIM 24> run 100	0 ps						
VSIM 25>							
VSIM 25>							
Now: 100 ps Delta:	1	sim:/Ful	L_Adde	r			

Alternatively, we can run the wave output using the Run icon by typing the Run length



[Give run length according to your requirement.]

23. The wave window will look like the following figure after simulation.



If you need to change the clock pulse you must reset all the clocks before changing clocks otherwise the inputs and outputs will change after the previous run time which is not a convenient way to represent the inputs and outputs. The command **"restart"** is used in the transcript for resetting all the clock. Alternatively, restart can be performed by executing **Simulate** \rightarrow **Restart**

Showing Binary values on the Wave

Sometimes it is hard to verify the functionality of a digital system from the wave. For easy functional verification, we can read the binary values from the wave of ModelSim by doing the following steps.

I. Select all the input and output variables on the clock and right-click on the mouse and execute Radix \rightarrow Binary.

▷ │ ॑ ॑ ॑ े े े े े	Symbolic Sinary Octal	
wave - Default	1 Msg	Decimal Unsigned Hexadecimal
/Full_Adder/a /Full_Adder/b /Full_Adder/c /Full_Adder/c /Full_Adder/carr /Full_Adder/carr	-No Data- -No Data- -No Data- -No Data- -No Data- -No Data-	ASCII Time Sfixed Ufixed Use Global Setting
E	idit Fiew	Show Base Numeric Enums Symbolic Enums
🔒 🖉 🛛 Cur 🖪	lPF 🕨	1 float32 2 float64
	ormat ► Cast to ►	

II. After changing the Radix, change the Format type similarly by selecting all input and output variables on the wave by right-clicking on the mouse and then executing Format → Literal.



III. Now on the wave, binary values will be displayed which can be easily analyzed.

Wave - Default												+ 🗗)
🂫 -	Msgs											
	-No Data-	0				1						
	-No Data-	1		χo		1			χo			
*** • *	-No Data-	1	<u>)</u> 0	(1	χo	1		<u>(</u> 0	1	<u>(0</u>		
	-No Data-	0	1		χo	1		<u>(</u> 0		(1		
/Full_Adder/carry	-No Data-	(1	<u>)</u> 0			1)(0		
🕰 📰 🕤 🛛 Now	100 ps	 2S	20	DS	40	riririndi DS	60	DS	80 80	DS	100 p	DS
🔓 🖉 😑 Cursor 1	179 ps											
4	∢ ►	•										ы

Changing Clock Unit

In step 21 it is mentioned that ModelSim's default timing unit is picosecond. But in some cases, we may need to define clocks in other units. Let us consider, that we need to define the period of a, b, and c as 10ms, 5ms, and 2.5ms respectively. Now define the clock a, b, and c as shown in the below figures.

Define Clock	×	M Define Clock	×	M Define Clock	×
Clock Name sim:/Full_Adder/a		Clock Name sim:/Full_Adder/b		Clock Name sim:/Full_Adder/c	
Offset Duty 50	_	offset Duty		0	Duty
Period Cancel		Period Cancel		Period	Cancel
Logic Values High: 1 Low: 0		Logic Values High: 1 Low: 0	-	Logic Values High: 1 Log	w: 0
First Edge		First Edge		First Edge	Falling
OK Can	cel	OK	Cancel		OK Cancel

To view output for all the input combinations the run length should be equal to the maximum period.



As all the units are in milliseconds, for easy visualization we can change the time units of the wave grid by executing **Wave** \rightarrow **Wave Preferences** \rightarrow **Grid & Timeline** \rightarrow **Time units** \rightarrow **ms**.



Now the ModelSim wave window will look like the following figure.



Similarly, for femtoseconds, nanoseconds, and microseconds, we can use **fs**, **ns**, and **ms** respectively

Post Lab Tasks

- 1. Test the functionality of each example (4-13) using the ModelSim wave.
- 2. Design three input NOR gate using the switch level abstraction.
- 3. Design a 4-bit Carry Look Ahead adder using the concept of hierarchical modeling.
- 4. Design a BCD adder using the behavioural modeling technique.

Lab-2: Introduction to Functional Verification Using Verilog Testbench.

Objective

The main objectives of this lab are:

- Familiarization with test bench module.
- Learning different techniques for generating test vectors
- Verifying combinational circuits imposing test vectors.

Introduction

The test bench is an automated way of verifying and validating a digital design. A test bench is a procedural block that executes only once. Particularly the "initial" procedural block is used for the test bench. Only for repeated clock generation, the "always" procedural block is used. Test bench generates clock, reset, and the required test vectors for a given design under test (DUT) and hence by monitoring the output functionality of the design is verified. During synthesizing a design, a test bench is not required it is required during simulation only.



Block of Design Under Test

Rules of Testbench

- I. Define timescale using the command " `timescale <unit>/<precision> ".
- II. Instantiate the top module in the test bench module.
- III. Declare the input and output of design as **"reg"** and **"wire"** type respectively in the test bench module.
- IV. Specify the test vectors for different delays using the command "#<time_delaye>".
- V. Use **"\$display()"** or **"\$monitor()"** commands to show outputs for the given test vectors in the transcript.
- VI. The "initial" procedural block must be declared at least once.
- VII. Terminate testbench using the command "**\$finish"**.
- VIII. Monitor the outputs for functional verification using the transcript and wave.

The following example demonstrates the Verilog HDL code of a half adder.

```
1 module HA(A,B,S,C);
```

- 2 input A,B;
- *3* output S,C;
- 4 assign S=A^B;
- 5 assign C=A&B;
- 6 endmodule

The following Verilog HDL code demonstrates the **Testbench Module** of the half adder of Example 01 for random test inputs.



The previous **Testbench Module** of half adder can only generate test vectors for a certain interval but not periodic. The following **Testbench Module** of half adder. The forever loop-like procedural block **"always"** is used to generate periodic inputs.

```
`timescale 1ns/1ps
 1
2
    module HA_TB;
3
    reg a,b;
4
    wire s,c;
    HA Ha_dut(a,b,s,c);
5
6
    initial
7
    begin
8
            a=0; b=0;
9
    end
10
11
    always
12
            #10 a=~a; // for time period 20 unit
13 always
```

```
14 #5 b=~b; // for time period 10 unit
15 initial
16 #20 $finish;
17 end
18 endmodule
```

The following example demonstrates the Verilog HDL code of a full adder.

```
1 module Full_Adder(sum, carry, a, b, c);
```

```
2 input a,b,c;
```

- *3* output sum, carry;
- 4 assign sum=a^b^c;
- 5 | assign carry= (a&b) | (b&c) | (c&a);
- 6 endmodule

The following Verilog HDL code demonstrates the **Testbench Module** of the full adder of Example 02 for random test inputs.

-	
1	`timescale 1ns/100ps
2	module Full_Adder_TB;
3	reg a,b,c;
4	wire sum, carry;
5	Full_Adder FA_DUT(sum,carry,a,b,c);
6	initial
7	begin
8	\$monitor(\$time, " a=%b, b=%b, c=%b, sum=%b, carry=%b", a ,b, c, sum, carry);
9	#0 a=0; b=0; c=1;
10	#5 b=1;
11	#5 a=0; b=1; c=1;
12	#5 \$finish;
13	end
14	endmodule
Example 03

The following example demonstrates the Verilog HDL code of a 2 to 4 decoder.

```
module decoder_2to4(s,e,y);
 1
 2
    input [1:0] s;
 3
    input e;
 4
    output reg [3:0]y;
 5
    integer k;
 6
    always@ (s,e)
 7
    begin
 8
            for (k=0;k<=3;k=k+1)
 9
                    begin
                    if ((s==k) && (e==1))
10
                           y[k]=1;
11
12
                    else
13
                           y[k]=0;
14
                    end
15
    end
    endmodule
16
```

The following Verilog HDL code demonstrates the **Testbench Module** of the 2 to 4 decoder of Example 03.

1	`timescale 1ns/1ps
2	module decoder_2to4_TB;
3	reg [1:0]s; reg e;
4	wire [3:0]y;
5	decoder_2to4 dut(s,e,y);
6	initial
7	begin
8	\$monitor(\$time, " e=%b, s=%b, y=%b", e ,s, y);
9	e=0;
10	#5 e=1; s=2'b00;
11	#5 s=2'b01;
12	#5 s=2'b10;
13	#5 s=2'b11;
14	#5 s=2'b00;
15	#5 s=2'b01;
16	#5 s=2'b10;
17	#5 s=2'b11;
18	#5 \$finish;
19	end
20	endmodule

The following Verilog HDL code demonstrates another **Testbench** Module to verify the 2 to 4 decoder of Example 03 which is efficient than the previous one.

1	`timescale 1ns/1ps
2	module decoder_2to4_TB;
3	reg [1:0]s; reg e;
4	wire [3:0]y;
5	integer i,j;
6	decoder_2to4 dut2(s,e,y);
7	initial
8	begin
9	e=0;
10	\$monitor(\$time, "e=%b, s=%b, y=%b", e ,s, y);
11	for (j=1;j<=2;j=j+1)
12	begin
13	for (i=2'b00;i<=2'b11;i=i+1)
14	begin
15	#5 e=1; s=i;
16	end
17	end
18	#5 \$finish;
19	end
20	endmodule

Example 04

A magnitude comparator is a combinational circuit that compares the magnitude of two n-bit numbers A and B. The comparison of two numbers is an operation that determines whether one number is greater than, less than, or equal to the other number. The outcome of the comparison is specified by three binary variables G, E, and S that indicate whether A>B, A=B, and A<B respectively. In a magnitude comparator at a time, only one output variable can be logically high.



Block diagram of a magnitude comparator

The following example demonstrates the Verilog HDL code of a 2-bit magnitude comparator. The module has 2 inputs A and B each are 2-bit numbers When,

A>B outputs G=1, E=0,S=0 A=B outputs G=0, E=1, S=0 A<B outputs G=0, E=0, S=1

1	module mag_comp_2bit(A,B,G,E,S);
2	input [1:0]A,B; // declaring 2-bit input variables A and B
3	output reg G,E,S;
4	always@* // * symbol means the sensitivity list will be detected automatically
5	begin
6	if (A>B)
7	begin
8	G=1'b1;
9	E=1'b0;
10	S=1'b0;
11	end
12	else if (A==B)
13	begin
14	G=1'b0;
15	E=1'b1;
16	S=1'b0;
17	end
18	else
19	begin
20	G=1'b0;
21	E=1'b0;
22	S=1'b1;
23	end
24	end
25	endmodule

The following Verilog HDL code demonstrates another Testbench module to verify the 2-bit magnitude comparator of Example 04.

1	`timescale 1ns/1ps
2	module mag_comp_2bit_TB;
3	reg [1:0]A,B;
4	wire G,E,S;
5	integer i,j;
6	mag_comp_2bit dut(A,B,G,E,S);
7	initial
8	begin
9	\$monitor(\$time, " A=%b, B=%b, G=%b, E=%b, S=%b", A, B, G ,E, S);
10	for (j=2'b00;j<=2'b11;j=j+1)
11	begin
12	A=j;
13	for (i=2'b00;i<=2'b11;i=i+1)
14	begin
15	#5 B=i;
16	end
17	end

18	#0 \$finish;
19	end
20	endmodule

Example 05

The following example demonstrates the Verilog HDL code of delayed gates



The following Verilog HDL code demonstrates another Testbench module to verify the logic arrangement shown in Example 05.

```
`timescale 1ns/1ps
 1
2
    module delay_gate_TB;
3
    reg a,b,c;
4
    wire out,f;
5
    delay_gate dut(a,b,c,f,out);
 6
    initial
 7
    begin
8
            a=1'b0; b=1'b0; c=1'b0;
9
            #10 a=1'b1; b=1'b1; c=1'b1;
            #10 a=1'b1; b=1'b0; c=1'b0;
10
11
            #20 $finish;
12
    end
13
    endmodule
```

Simulating Testbench

- 24. Find the following icon on your PC and double-click on the icon to run the software. (ModelSim - Intel FPGA Starter Edition Model Technology ModelSim - Intel FPGA Edition vsim 2020.1 (Quartus Prime 20.1))
- 25. The following window will pop up.



26. Execute **File** → **New** → **Project**. The **Create Project** window will appear.



27. In the Create Project window change the Project Location to your directory (e.g. D:/150205022/Lab-1/Full_Adder) and give a name in the Project Name field. After that click on the OK button.

[Project name must be same as the top module]

M Create Project	×
Project Name Full_Adder	
Project Location D:/150205022/Lab-1/Ft	all_Adder Browse
Default Library Name work	
Copy Settings From modelsim_ase/modelsim	
 Copy Library Mappings 	OK Cancel

28. The Add items to the Project window will appear. Select the Crete New File button.

M	Add items to the F	Project	\times
	Click on the icon to	add items of that type:	
	Create New File	Add Existing File	
	Create Simulation	Create New Folder	
		Clo	se

29. In the **Create Project File** window fill up the **File Name** field which must be identical to the project name and top module name. Also, select Verilog from the **Add file as type** dropdown menu. And then click the **OK** button.

Create Project File	×
File Name	
Full_Adder	Browse
Add file as type	Folder
Verilog 🗨	Top Level 💌
	OK Cancel

30. The **Add items to the Project** window will appear again. Click on the **Close** button.

м	Add items to the Pro	oject	\times	
	Click on the icon to ac	dd items of that	type:	
	Create New File	Add Existing	File	
	Create Simulation	Create New F	Folder	
			Close	

31. Now the ModelSim window will look like the following figure.



32. Now to open the editor window execute **File** \rightarrow **Open...**



33. From the appeared file browser select your Verilog file (.v format)



34. In the editor window write the Verilog module of your design. And save using the shortcut executing **Ctrl+S** every time.



35. Now click on the **Compile All** icon for compiling the design.

[alternatively, execute Compile → Compile All]



36. After successful compilation you will get the following message will appear in the **Transcript** window.

F	Transcript		= + d ×
ļ	/ reading	<pre>[C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem//modelsim.ini</pre>	^
ł	/ Loading	project Full_Adder	
ł	/ Compile	of Full_Adder.v was successful.	
			_
ľ	ModelSim>		•

37. Now, to write the test bench code create a new Verilog file at first click on the project window then execute **Project** → **Add to Project** → **New File...**

Project Tools Layou	t Bookmarks Window He	elp
Edit	X 🖹 🐐 🕸 🕮 🖽	
Add to Project	New File	
Remove from Project Update	Existing File Simulation Configuration	
Project Settings	Folder	

38. Now in the **Create Project File** window, fill up the **File Name** field which will be our test bench module name. Also, select **Verilog** from the **Add file as type** dropdown menu. And then click the **OK** button.

M Create Project File		\times
File Name		
Full_Adder_TB	-	Browse
Add file as type	Folder	
Verilog 💌	Top Level	_
	ОК	Cancel

39. Now there will be two files under the project.

🚻 Project - D:/150205022/	Full_Add	der/Full_	Adder	
▼ Name	Statu	Type	Order	Modified
Full_Adder.v	\checkmark	Verilog	0	11/04/2022 03:20:44
Full_Adder_TB.v	?	Verilog	1	11/04/2022 03:25:15

40. Open the testbench file following step 10 and write the testbench code in the editor.

.n#	
1	`timescale lns/100ps
2	🖓 module Full_Adder_TB;
3	reg a,b,c;
4	wire sum, carry;
5	<pre>Full_Adder FA_DUT(.sum(sum),.carry(carry),.a(a),.b(b),.c(c));</pre>
6	initial
7	🛱 begin
8	<pre>\$monitor(\$time, " a=\$b, b=\$b, c=\$b, sum=\$b, carry=\$b", a ,b, c, sum, carry);</pre>
9	<pre>#0 a=0; b=0; c=1;</pre>
10	#5 b=1;
11	<pre>#5 a=1; b=1; c=1;</pre>
12	<pre>#5 \$finish;</pre>
13	- end
14	endmodule

41. Now click on the **Compile All** icon for compiling the design.

[alternatively, execute Compile \rightarrow Compile All]



42. Now to simulate the design click on the **Simulate** icon.

[alternatively, execute Simulate→ Start Simulation..]



43. The **Start Simulation** window will appear. From the **Design** tab execute **work** → **<click on your test bench module>** and click on the **OK** button.

Design VHDL Verilog	Libraries	SDF Others	۵ ا
* Name	∇ Type	Path	<u> </u>
- work	Library	D:/150205022/Full_Adder/work	
- M Full_Adder_TB	Module	D:\150205022\Full_Adder\Full_Adder	
- M Full_Adder	Module	D:\150205022\Full_Adder\Full_Adder.v	
+ vital2000	Library	\$MODEL_TECH//vital2000	
+ verilog	Library	\$MODEL_TECH//verilog	
+ twentynm_ver	Library	\$MODEL_TECH//altera/verilog/twent	
+ twentynm_hssi_ver	Library	\$MODEL_TECH//altera/verilog/twent	
+→↓↓↓ twentynm_hssi	Library	\$MODEL_TECH//altera/vhdl/twentyn	
	Library	\$MODEL_TECH//altera/verilog/twent	
+	Library	\$MODEL_TECH//altera/vhdl/twentyn	-
•			•
Design Unit(s)		Resolution	
work.Full Adder TB		default	-

44. The following message will appear in the transcript if everything is done correctly.

```
# End time: 03:44:35 on Nov 04,2022, Elapsed time: 0:04:38
# Errors: 0, Warnings: 2
# vsim -gui work.Full_Adder_TB
# Start time: 03:44:35 on Nov 04,2022
# Loading work.Full_Adder_TB
# Loading work.Full_Adder
```

45. Graphically the functionality of the design can be checked from the wave window of the **ModelSim** Simulator. Execute **view** → **wave** if it doesn't appear automatically. Now go to the **Wave** window and select all the input and output variables of the **Objects** window and by right-clicking on your mouse execute **Add Wave** to place them in the **Wave** window.



46. All the input and output variables will be placed on the **wave** window and the wave window will look like the following figure.



47. Now to evaluate the outputs write **run 15 ns** on the Transcript of ModelSim. Alternatively, we can run the wave output using the **Run** icon by typing the **Run length.**



[Give run	length	according to	o vour rec	[uirement.]
Louis Louis	1CHBCH		. your ree	an emenej

48. The **Finish Vsim** window will appear. Click **No** otherwise the ModelsSim will be closed immediately.



49. Now for the given test vectors the functionality of the design can be verified from the wave output generated by the **ModelSim** simulator.



50. Functionality of the design can also be verified from the transcript generated by the **ModelSim** simulator. Execute **view** → **Transcript** if it doesn't appear automatically.



Post Lab Tasks

1. Write a testbench program to test a full adder circuit with the signal shown below.



- 2. Differentiate between
 - a. **\$finish** and **\$stop** command.
 - b. **\$monitor** and **\$display** command.
- 3. Is it possible to check the functionality of a sequential circuit from the transcript only?
- 4. Can we use the "always" procedural block in the Testbench module?
- 5. Is it possible to generate periodic stimuli in the testbench? If possible, generate the signals of task-1 for two periods.

Lab-3: Modeling Sequential Systems and Finite State Machine Using Verilog HDL

Objective

The main objectives of this lab are:

- Functional verification of sequential circuits using Verilog Testbench.
- Modeling finite state machine and its functional verification using Verilog Testbench.

Introduction

A digital system can be either in the form of combinational logic or sequential logic. In combinational logic, the output of a circuit depends only on the presently applied inputs. On the other hand, the output of a sequential circuit depends on the applied input and the present states. Most practical digital systems are sequential. To design a digital system, the behavioral abstraction is used as a reference to create and refine a synthesizable register transfer level (RTL) abstraction that captures the desired functionality required by the design specification.

Example 01

Flip-flops are the building blocks of sequential circuits. In the following example, the Verilog HDL code of a positive edge-triggered T flip-flop with reset is demonstrated.

```
module T_FF(T,clk,reset,Q);
 1
    input T,clk,reset;
2
3
    output reg Q;
    always@(posedge clk)
 4
 5
    begin
 6
    if(reset==0)
 7
    begin
8
       if (T)
9
          Q<=~Q;
10
       else
11
          Q<=Q;
12
    end
13
    else
14
       Q<=0;
15
    end
16
    endmodule
```

Testbench Module of Example 01

The following Verilog HDL code demonstrates the **Testbench Module** of the T flip-flop of Example 01.

1	`timescale 1ns/1ps
2	module T_FF_TB;
3	reg T,clk,reset;
4	wire Q;
5	T_FF dut(T,clk,reset,Q);
6	initial
7	begin
8	T=0; clk=0; reset=1;
9	end
10	always
11	#2 clk=~clk;
12	initial
13	begin
14	#6 reset=0; T=1;
15	#4 reset=1; T=1;
16	#4 reset=1; T=0;
17	#2 reset=0; T=0;
18	#2 \$finish;
19	end
20	endmodule

Example 02

The following example demonstrates the Verilog HDL code of a positive edge-triggered JK flipflop with clear.

```
1
    module JK_FF(clk,J,K,Q,clear);
    input clk,J,K,clear;
2
3
    output reg Q;
4
    always@ (posedge clk)
 5
    begin
6
    if(clear==0)
 7
    begin
8
            if (J==0 && K==0)
9
                    Q<=Q;
10
            else if (J==0 && K==1)
11
                           Q<=0;
12
            else if (J==1 && K==0)
13
                    Q<=1;
14
            else
```

15	end else Q=0; end endmodule	Q<=~Q;
16	end	
17	else	
18	Q=0;	
19	end endmodule	
20	endmodule	

Testbench Module of Example 02

The following Verilog HDL code demonstrates the **Testbench Module** of the JK flip-flop of Example 02.

```
`timescale 1ns/1ps
 1
    module JK_FF_TB;
2
3
    reg clk,J,K,clear;
4
    wire Q;
5
    JK_FF JK_dut(clk,J,K,Q,clear);
6
    initial
 7
    begin
8
            clk=0; J=0; K=1;clear=0;
9
    end
10
    always
11
            #2 clk=~clk;
12
    initial
13
    begin
14
            #2 clear=1; J=1; K=0;
            #4 clear=0; J=0; K=1;
15
16
            #4 J=1;
17
            #4 J=0;
            #4 $finish;
18
19
    End
20
    endmodule
```

Example 03

In this example a 4-bit ripple carry counter will be designed using the submodule of a T flip-flop and each T filp-flop is designed using leaf module of D flip-flop. The block representation of the ripple carry counter is shown below.



4-bit ripple carry counter

T flip flop using D flip flop

The following example demonstrates the Verilog HDL code of a 4-bit asynchronous ripple-carry country as shown in the following block diagram.

1 module rc counter(q,clock,reset); 2 output [3:0] q; 3 input clock,reset; 4 t ff tff0 (q[0], clock, reset); 5 t_ff tff1 (q[1], q[0], reset); t_ff tff2 (q[2], q[1], reset); 6 7 t_ff tff3 (q[3], q[2], reset); 8 endmodule 9 module t_ff (q,clk,r);//T-Flip-Flop 10 11 output q; 12 input clk,r; 13 wire d; 14 d_ff dff1(q,d,clk,r); 15 not n1(d,q); 16 endmodule 17 18 module d_ff (q,d,clk,r);//D-Flip-Flop 19 output reg q; 20 input d,clk,r; always @(posedge r or negedge clk) 21 22 begin 23 if (r) 24 q<=1'b0;

```
25else26q<=d;</td>27end28endmodule
```

Testbench Module of Example 03

The following Verilog HDL code demonstrates the **Testbench Module** of the 4-bit asynchronous ripple-carry counter of Example 03.

1	`timescale 1ns/1ps
_	
2	module rc_counter_TB;
3	reg clk, res;
4	wire [3:0]q;
5	rc_counter rc_counter_dut(q,clk,res);
6	initial
7	begin
8	clk=0;
9	end
10	always
11	#5 clk=~clk;
12	initial
13	begin
14	\$monitor(\$time, " clk=%b, res=%b, q=%b", clk, res, q);
15	res=1;
16	#15 res=0;
17	#180 res=1;
18	#10 res=0;
19	#20 \$stop;
20	end
21	endmodule

Example 04

The following example demonstrates the Verilog HDL code of a simple 8-bit accumulator. The module is designed in such a way that when reset=0 the output is set to 0 and when reset=1 the output adds the input.

```
    module accu(in, acc, clk, reset);
    input [7:0] in;
    input clk, reset;
    output reg [7:0]acc;
    always @(posedge clk)
    begin
```

```
7 if (reset)
```

```
8 acc<=0;

9 else

10 acc<=acc+in;

11 end

12 endmodule
```

Testbench Module of Example 04

The following Verilog HDL code demonstrates the **Testbench Module** of the accumulator of Example 04.

```
`timescale 1ns/1ps
 1
 2
    module accu TB;
 3
    reg [7:0] in;
    reg clk,reset;
 4
 5
    wire [7:0] out;
    accu dut(in, out, clk, reset);
 6
 7
    initial
 8
            clk = 1'b0:
 9
    always
10
            #5 clk = ~clk;
11
    initial
12
    begin
            #0 reset<=1; in<=1;
13
            #5 reset<=0;
14
15
            #50 $finish;
16
    end
    endmodule
17
```

Example 05

In this example, a 4-bit Arithmetic Logic Unit (ALU) shown in the following figure will be designed using Verilog HDL. The top module of the ALU is *alu_4bit* and it is designed using three sub-modules: *logical_unit, arithmetic_unit,* and *control_unit*. In the design, the two 4-bit inputs **A** and **B** are fed to the inputs of *arithmetic_unit* and *logical_unit* modules to perform two different arithmetic operations and two different logical operations according to the function table given below. Thus the arithmetic_unit and logical_unit generates four outputs y1,y2,y3, and y4 which are fed to the inputs of *control_unit* module which generates the 8-bit output **Y** from the y1,y2,y3 and y4 depending on its 2-bit **Opcode** input. The output **Y** is also sensitive to the positive edge of the **clk** input.



The function table of the ALU is given below.

Function Table

Opcode	Output (Y)	Description of function
00	A+B	Add A to B
01	A-B	Subtract B from A
10	A&B	Bitwise AND
11	A⊕B	Bitwise XOR

The following Verilog HDL code demonstrates the ALU mentioned in Example 05.

- 1 module alu_4bit(A,B,Y,clk,Opcode);
- 2 input [3:0]A,B;
- *3* input [1:0]Opcode;
- 4 input clk;
- 5 output [7:0]Y;
- 6 wire [7:0]y1,y2,y3,y4;
- 7 arithmetic_unit sm1(A,B,y1,y2);
- 8 logical_unit sm2(A,B,y3,y4);
- *9* control_unit sm3(y1,y2,y3,y4,clk,Opcode,Y);
- 10 endmodule
- 11
- 12 module arithmetic_unit(x,y,y1,y2);
- 13 input [3:0]x,y;
- 14 output reg[7:0]y1,y2;

15always@(x,y)16begin17 $y1<=x+y;$ 18 $y2<=x-y;$ 19end20endmodule21module logical_unit(x,y,y3,y4);22module logical_unit(x,y,y3,y4);23input [3:0]x,y;24output [7:0]y3,y4;25assign y3=x&y26assign y4=x^y;27endmodule28module control_unit(y1,y2,y3,y4,clk,Opcode,Y);29module control_unit(y1,y2,y3,y4,clk,Opcode,Y);30input [7:0]y1,y2,y3,y4;31input [1:0]Opcode;32input clk;33output reg[7:0]Y;34always@(posedge clk)35begin36if(Opcode ==2'b00)37 $Y<=y1;$ 38else if(Opcode ==2'b01)
17 $y1 <= x + y;$ 18 $y2 <= x - y;$ 19 end 20 endmodule 21 module logical_unit(x, y, y3, y4); 23 input [3:0]x, y; 24 output [7:0]y3, y4; 25 assign y3=x&y 26 assign y4=x^vy; 27 endmodule 28
18 $y_2 <= x - y;$ 19 end 20 endmodule 21 module logical_unit(x,y,y3,y4); 22 module logical_unit(x,y,y3,y4); 23 input [3:0]x,y; 24 output [7:0]y3,y4; 25 assign y3=x&y 26 assign y4=x^vy; 27 endmodule 28
19 end 20 endmodule 21 module logical_unit(x,y,y3,y4); 22 module logical_unit(x,y,y3,y4); 23 input [3:0]x,y; 24 output [7:0]y3,y4; 25 assign y3=x&y 26 assign y4=x^vy; 27 endmodule 28
20endmodule2122module logical_unit(x,y,y3,y4);23input [3:0]x,y;24output [7:0]y3,y4;25assign y3=x&y26assign y4=x^y;27endmodule2829module control_unit(y1,y2,y3,y4,clk,Opcode,Y);30input [7:0]y1,y2,y3,y4,clk,Opcode,Y);31input [1:0]Opcode;32input clk;33output reg[7:0]Y;34always@(posedge clk)35begin36if(Opcode ==2'b00)37Y<=y1;
21 module logical_unit(x,y,y3,y4); 23 input [3:0]x,y; 24 output [7:0]y3,y4; 25 assign y3=x&y 26 assign y4=x^vy; 27 endmodule 28
22module logical_unit(x,y,y3,y4);23input [3:0]x,y;24output [7:0]y3,y4;25assign y3=x&y26assign y4=x^y;27endmodule2829module control_unit(y1,y2,y3,y4,clk,Opcode,Y);30input [7:0]y1,y2,y3,y4;31input [1:0]Opcode;32input clk;33output reg[7:0]Y;34always@(posedge clk)35begin36if(Opcode ==2'b00)37Y<=y1;
<pre>24 output [7:0]y3,y4; 25 assign y3=x&y 26 assign y4=x^y; 27 endmodule 28 29 module control_unit(y1,y2,y3,y4,clk,Opcode,Y); 30 input [7:0]y1,y2,y3,y4; 31 input [1:0]Opcode; 32 input clk; 33 output reg[7:0]Y; 34 always@(posedge clk) 35 begin 36 if(Opcode ==2'b00) 37 Y<=y1;</pre>
25 assign $y3=x&y$ 26 assign $y4=x^y;$ 27 endmodule 28 29 module control_unit($y1,y2,y3,y4,clk,Opcode,Y$); 30 input [7:0] $y1,y2,y3,y4;$ 31 input [1:0]Opcode; 32 input clk; 33 output reg[7:0] $Y;$ 34 always@(posedge clk) 35 begin 36 if(Opcode ==2'b00) 37 $Y <=y1;$
26assign y4=x^y;27endmodule2829module control_unit(y1,y2,y3,y4,clk,Opcode,Y);30input [7:0]y1,y2,y3,y4;31input [1:0]Opcode;32input clk;33output reg[7:0]Y;34always@(posedge clk)35begin36if(Opcode ==2'b00)37Y<=y1;
<pre>27 endmodule 28 29 module control_unit(y1,y2,y3,y4,clk,Opcode,Y); 30 input [7:0]y1,y2,y3,y4; 31 input [1:0]Opcode; 32 input clk; 33 output reg[7:0]Y; 34 always@(posedge clk) 35 begin 36 if(Opcode ==2'b00) 37 Y<=y1;</pre>
28 29 module control_unit(y1,y2,y3,y4,clk,Opcode,Y); input [7:0]y1,y2,y3,y4; 31 input [1:0]Opcode; 32 input clk; 33 output reg[7:0]Y; 34 always@(posedge clk) 35 begin 36 if(Opcode ==2'b00) 37 Y<=y1;
<pre>29 module control_unit(y1,y2,y3,y4,clk,Opcode,Y); input [7:0]y1,y2,y3,y4; input [1:0]Opcode; input clk; 32 input clk; 33 output reg[7:0]Y; 34 always@(posedge clk) 55 begin 36 if(Opcode ==2'b00) 37 Y<=y1;</pre>
30 input [7:0]y1,y2,y3,y4; 31 input [1:0]Opcode; 32 input clk; 33 output reg[7:0]Y; 34 always@(posedge clk) 35 begin 36 if(Opcode ==2'b00) 37 Y<=y1;
31 input [1:0]Opcode; 32 input clk; 33 output reg[7:0]Y; 34 always@(posedge clk) 35 begin 36 if(Opcode == 2'b00) 37 Y<=y1;
32 input clk; 33 output reg[7:0]Y; 34 always@(posedge clk) 35 begin 36 if(Opcode == 2'b00) 37 Y<=y1;
33 output reg[7:0]Y; 34 always@(posedge clk) 35 begin 36 if(Opcode ==2'b00) 37 Y<=y1;
34 always@(posedge clk) 35 begin 36 if(Opcode == 2'b00) 37 Y<=y1;
35 begin 36 if(Opcode ==2'b00) 37 Y<=y1;
<pre>36 if(Opcode == 2'b00) 37 Y<=y1;</pre>
37 Y<=y1;
38 else if(Opcode == 2'b01)
<i>39</i> Y<=y2;
40 else if(Opcode ==2'b10)
41 Y<=y3;
42 else if(Opcode ==2'b11)
43 Y<=y4;
44 else
45 Y<=0;
<i>46</i> end
47 endmodule

Testbench Module of Example 05

The following Verilog HDL code demonstrates the **Testbench Module** of the 4-bit ALU of Example 05.

```
    `timescale 1ns/1ps
    module alu_4bit_TB;
    reg [3:0]A,B;
    reg [1:0]Opcode;
    reg clk;
    wire [7:0]Y;
    alu_4bit dut(A,B,Y,clk,Opcode);
    initial
```

```
9
    begin
10
            clk = 1'b0; Opcode=2'b00; A=4'b0100; B=4'b1100;
11
    end
12
    always
            #2.5 clk = ~clk;
13
14
    initial
14
    begin
16
            #5 Opcode<=2'b01; A=4'b1000; B=4'b0111;
17
            #5 Opcode<=2'b10; A=4'b1111; B=4'b1011;
            #5 Opcode<=2'b11; A=4'b1001; B=4'b1010;
18
19
            #5 $finish;
    end
20
21
    endmodule
```

Finite State Machine Design

In a sequential circuit, outputs depend not only on the applied input values but also on the internal state. The internal state also changes with time. As the number of states in a sequential circuit is finite it is also referred to as a Finite State Machine (FSM). FSMs need memory to hold the current state and logic devices to determine the next state. Elevators(lift), vending machines, traffic signal systems, password generators etc. are examples of FSM.

There are two types of finite state machines called the Mealy machine and the Moore Machine.

In Mealy machines, the output is a function of the current state and inputs. In Moore machines, the output is a function of only the current state. To design FSMs, we need to find the state transition diagram or the state table.

FSMs are modeled in Verilog with an always block defining the state registers and combinational logic defining the next state and output logic.



Example 06

In this example, the Verilog HDL code of a Mealy machine is demonstrated that generates output '1' when sequence 101 is detected in a bitstream.



State Transition Diagram

The following Verilog HDL code demonstrates the sequence detector mentioned in Example 06.

1	module seq_101(i,clk,out);
2	input i,clk;
3	output reg out;
4	localparam S0=2'b00, S1=2'b01, S2=2'b10;
5	reg [1:0]state;
6	always@ (posedge clk)
7	begin
8	case (state)
9	SO: begin
10	out<=i?0:0;
11	state<=i?S1:S0;
12	end
13	S1: begin
14	out<=i?0:0;
15	state<=i?S1:S2;
16	end
17	S2: begin
18	out<=i?1:0;
19	state<=i?S0:S0;
20	end
21	default:
22	begin
23	out<=0;
24	state<=S0;
25	end
26	endcase
27	end
28	endmodule

Testbench Module of Example 06

The following Verilog HDL code demonstrates the **Testbench Module** of the sequence detector of Example 06 where 0101001010-bit stream is generated.

1	
1	`timescale 1ns/1ps
2	module seq_TB;
3	reg i,clk;
4	wire out;
5	seq dut(i,out,clk);
6	initial
7	clk=0;
8	always
9	#2 clk=~clk;
10	initial
11	begin
12	#0 i=0;
13	#5 i=1; #4 i=0; #4 i=1; #4 i=0;
14	#4 i=0; #4 i=1; #4 i=0; #4 i=1;
15	#4 i=0;
16	#4 \$finish;
17	end
18	endmodule

Post Lab Tasks

- 1. Design a negative edge triggered D flip flop with reset and verify its functionality using testbench.
- 2. In Example 5 how many 1s will be generated at the output if the input bitstream is 01010100? Verify your answer using testbench.
- 3. Write a Verilog program to implement the digital system represented by the following state transition diagram of a Mealy machine. Assume that system has input and output variables **in** and **Y**. The system functions when the positive edge of the clock is detected.



- 4. Design a Mealy machine to detect the 010 sequences hence verifying its functionality using testbench.
- 5. The state transition diagram of a two-bit counter is shown below. Assuming that each state changes when a positive edge clock is detected. Design and verify the system using Verilog HDL.



Lab-4: Introduction to Unix Shell

Objective

The main objectives of this lab are:

- Logging into the Cadence software installed Linux server.
- To get started with the Linux environment.
- To comprehend the file and directory management using shell command.
- To get familiar with Vim text editor.

Introduction

Electronic Device Automation (EDA) tools are required to run for a long time which consumes a huge amount of memory (RAM), runs in multiple threads/processes and are multiuser programs. For that, Unix or Linux is the ideal choice to run (EDA) tools.

In the upcoming lab classes, we will use different cadence tools preinstalled on the Linux server. For that, we have to login into your student account from the Windows operating system based computer allocated for the student use.

Steps to Login into Linux Server

The following flowchart summarizes the steps to login into the Linux server.



The detailed instructions are given below

1. Find the Desktop shortcut icon for **XLaunch**. Double-click on it. Click **Next**, **Next**, **Finish** (in that order) in the windows that pop up one after another.



After it starts, you will see the Xming icon at the bottom right corner of your Desktop screen.



2. Find the icon for Putty. Double click on it to open it. 'Putty Configuration' window will pop-up



3. Select VLSI_LAB under the 'Saved Sessions' category. Click Load and then click Open.

Session	Basic options for your PuTTY ses	sion
Logging Terminal Keyboard Bell Features Window Appearance Behaviour Translation Selection Colours	Specify the destination you want to connect to Host Name (or IP address) 172.16.16.160 Connection type: Raw O Telnet O Rlogin SSH Load, save or delete a stored session Saved Sessions VLSI_Lab	Port 22 O Serial 2 Load Save Delete
	Close window on exit Always Never Only on clear	an exit

4. Now you will see a Terminal window which prompts you for login.



5. Log in to your workstation using user ID and password. Your user name and your password will be your student ID. When you are typing your password, the command window will not display the characters you type in, so make sure you are typing the right password. After logging in to your account, Terminal window should look like the following:



```
login as: 150205105
150205105@172.16.16.160's password:
Last login: Sun Jun 26 15:29:34 2022 from 172.16.16.166
[150205105@aust ~]$ csh
```

 Then type source cshrc_q and press the 'Enter' key. The following message will be displayed in the Terminal window: Welcome to Cadence tools Suite That means you can use Cadence tools now.



8. Finally Type **nautilus** and press **the 'Ente**r' key to enter the GUI of your account. The GUI window will look like the following snapshot.



9. The GUI of your account will look like the following window



Terminal in Unix

1. Right-click on the blank space of your Linux desktop a window will pop up and then select **Open_Terminal**.



Lab Task



Directory Management in Unix

Command	Description	Syntax
pwd	print name of current/working directory.	pwd
ls	lists directory contents.	ls
ls -ltr	lists directory contents by arranging them according to time by using the -ltr switch.	ls -ltr
tree	Show the file hierarchy inside a directory	tree
mkdir	make directories.	mkdir
		<directory_name></directory_name>
cd	Change directory.	cd <directory_path></directory_path>
cd ~/	Goes to the home directory	cd ~/
cd ~		cd ~
cd	Goes to the previous directory.	cd
cd/		cd/
cd//	Goes two directories back.	cd//
Vim Editor in Unix		

Vim Editor in Unix

Command	Description	Syntax
touch	Creates a file.(Extension can be .txt, .v, .tcl, etc)	touch test.txt
press insert/ins	Enables the INSERT mode	
:w	Writes/saves the text file.	
:q	Quits from vim editor.	
:wq	Writes the text and then quits the vim editor.	The
:wq!	Forcefully writes and quits the vim editor through bang(!)	commands of
:set nu	Shows the line numbers.	the vim editor
: <line no=""></line>	The cursor moves to the specified line no.	can be executed after
:set nu!	Removes the line numbers.	
:/ xyz	Used to search all the "xyz" from the beginning (Use n to move from one to another) Esc key.	
:?xyz	Used to search all the "xyz" from the bottom	
:%s= x = y =g	Replaces all x with y	
u	Undo	
Press Ctrl+R	Redo	

Reading and sourcing a file

Command	Description	Syntax
cat	Checks the content inside a file.	cat <file_name></file_name>
source	Reads and executes commands from the	source <file_name></file_name>
./	file.	./ <file_name></file_name>

Files and directory manipulation in Unix

Command	Description	Syntax
ср	Copies files and directories.	<pre>cp <source_file> <destination_file></destination_file></source_file></pre>
rm	Remove files.	rm <directory_name></directory_name>
rmdir	Removes empty directories.	rmdir <directory_name></directory_name>
rm -rf	Removes directories containing files by force recursive using force recursive switch.	rm -rf <directory_name></directory_name>
mv	Moves one or more files and directories to a given location (if the location is not defined. it renames files on the current location).	mv <source_file> <destination_dir></destination_dir></source_file>

Other Useful Commands

Command/Key	Description
history	Prints the previous commands executed in the bash terminal. (Syntax: history)
man	Shows the documentation of any command (Syntax: man pwd)

Shortcut Keys

Command/Key	Description
Up/Down Arrow keys	Scrolls through command history.
Tab key	Used to complete the command you are typing.
Ctrl + Shift + C	Copies the highlighted command to the clipboard.
Shift + Insert	Pastes the contents of the clipboard.
Ctrl + L	Clears the terminal

Bash Script

Bash scripts are typically used for handling directories and files, not for coding. But it can be useful for scripting with various arithmetic use cases and scenarios. Bash only supports integer arithmetic, so if we need to perform calculations with floating-point numbers, have to use separate utility in bash. There are several ways and syntax of performing arithmetic operations, using conditions and loops in bash. The below code is just a simple demonstration of arithmetic operations, *if..else..* statement, *for* loop and array declaration in bash. A bash script can be

written using the vim editor and it should be saved with the extension *.sh*. The commands inside the script can be executed by sourcing the script.



Post Lab Tasks

- 1. How fractional values can be handled in bash?
- 2. Write a bash script to perform the following arithmetic operation.

$$y = \sin(5) + e^3 + \sqrt{3} + 2^3$$

- 3. Write a bash script that will show your root and home location whenever it is sourced.
- 4. Write a bash script that will create the following hierarchy in your home.



Lab-5: Synthesis using Genus Synthesis Solution

Objective

The main objectives of this lab are:

- Familiarization with synthesis flow.
- Setting up synthesis constraints.
- Generating optimized gate-level netlist and Standard Design Constraints.

Introduction

Synthesis is a process of transforming RTL (a description of a circuit expressed in a language such as Verilog or VHDL written in behavioral modeling or data flow modeling) to technologydependent or independent gate-level netlist including nets, sequential and combinational cells, and their connectivity. The main goal of synthesis are obtaining a gate-level netlist, logic optimization, inserting a clock-gating cell for power reduction, inserting DFT (Design for Testability) cell, and maintaining the logical equivalence between RTL and gate-level netlist. The best output of place and route depend on the synthesis.



Synthesis = translation + optimization + mapping

Fig: Steps of Synthesis

Synthesis tools perform the following three steps to meet all the goals.

- Translation: Converts RTL into basic Boolean equation form which is technologyindependent representation.
- Optimization: Performs two types of optimizations.
 - Logic optimization
 - Detecting identical cell

- Optimize multiplexer
- Remove unused cell and net
- Reduced word size of the cell

• Design optimization

- Reduced WNS (Worst Negative Slack) and TNS (Total Negative Slack)
- Power and area optimization
- Attempting to meet DRV (Design Rule Violation: Max Fanout, Max Transition, Max Capacitance)
- Mapping: Technology-independent Boolean logic equations are mapped to technologydependent library logic gates based on design constraints, and available gates in the technology library.

Input and Output files of Physical Design



Input Files

Technology-Related Files

- I. Technology file containing names, physical and electrical characteristics of metal layers, and design rules (.lef)
- II. Timing and functionality information of the standard cell (.lib)

Design Related Files

- I. Post Synthesized or Gate Level Netlist (.v)
- II. Standard Design Constraints containing all timing and design limitations (.sdc)

Output Files

- I. Post-synthesized and optimized gate-level netlist (.v)
- II. Standard Design Constraints (.sdc)
Lab Task

In this lab, we will perform synthesis on the RTL of a 4-bit ALU designed and verified in Lab-3 (Example 5).

- 1. Log in to the server in the GUI mode and source the Cadence license file. [Xlaunch (enable SSH) \rightarrow putty (load server IP) \rightarrow login \rightarrow csh \rightarrow source \sim /cshrc_q \rightarrow nautilus]
- 2. In the GUI mode of your account open a terminal by executing **right click on mouse** \rightarrow **open terminal.**
- Create a directory at your home *lab_5* First check you are at the home using the command *pwd*

[150205105@aust ~]\$ pwd

Then create the directory using the *mkdir* command.

[150205105@aust ~]\$ mkdir lab_5/

4. Check whether the directory is created or not using the following command

[150205105@aust ~]\$ Is -Itr

5. Got the directory *lab_5* executing the command cd lab_5/

[150205105@aust ~]\$ cd lab_5/

6. Copy the necessary files from the root into the *lab_5* directory by executing the following command.

[150205105@aust lab_5 lab_5]\$ source /physicalDesignLab.sh

7. Go to the copied directory *synthesis_lab.*

[150205105@aust lab_5]\$ cd synthesis_lab

8. Make sure the following directories and the files are present in the **synthesis_lab** directory using the command **tree**.

[150205105@aust synthesis_lab]\$ tree	
[150205105@aust synthesis_lab]\$ tree	
EDI_files lef ` gsclib045.lef libs fast.lib slow.lib ` typical.lib ` others ` capTable input_files ` alu_4bit.v	
` synthesis_cmd.tcl	
5 directories, 7 files	

9. Open the **synthesis_cmd.tcl** file using the **Vim** editor.

[150205105@aust synthesis_lab]\$ vi synthesis_cmd.tcl

10. Make sure the following commands are present inside the **synthesis_cmd.tcl** file.

	Commands	Description
1	set_db init_lib_search_path EDI_files/libs/	Sets the value of a specific attribute. Here we are
		setting directory name where all the timing libraries are located.
2	set_db library slow.lib	Sets which timing library will be used while mapping
3	<pre>set_db lef_library EDI_files/lef/gsclib045.lef</pre>	Sets lef file of a target technology
4	set_db hdl_search_path input_files	Sets the directory name where RTL is located
5	read_hdl alu_4bit.v	Loads the design with pre-synthesized RTL
6	elaborate	Creates a design from Verilog module. Undefined
		modules are labeled as unresolved and treated as blackbox
7	set_top_module alu_4bit	Sets top module name
8	current_design alu_4bit	Changes the current directory in the design hierarchy
		to the specified design

9	write_hdl > alu_4bit_elaborated.v	Creates a structural netlist using generic/mapped logic
10	create_clock -name clk -period 10 [get_ports clk]	Creates a clock named "clk" having 10ns period in a specific port "clk"
11	<pre>set_clock_uncertainty -setup 0.5 [get_clocks clk]</pre>	Sets uncertainty value for the clocks while calculating setup
12	<pre>set_clock_uncertainty -hold 0.5 [get_clocks clk]</pre>	Sets uncertainty value for the clocks while calculating hold
13	<pre>set_max_transition 2 [get_ports clk]</pre>	Sets maximum allowable transition time for changing logic state to 2ns for data path
14	<pre>set_clock_transition -min -fall 0.5 [get_clocks clk]</pre>	Sets minimum allowable clock transition time to 0.5ns for switching logic state from high to low for clock path
15	<pre>set_clock_transition -min -rise 0.5 [get_clocks clk]</pre>	Sets minimum allowable clock transition time to 0.5ns for switching logic state from low to high for clock path
16	<pre>set_clock_transition -max -fall 0.5 [get_clocks clk]</pre>	Sets maximum allowable clock transition time to 0.5ns for switching logic state from high to low for clock path
17	<pre>set_clock_transition -max -rise 0.5 [get_clocks clk]</pre>	Sets maximum allowable clock transition time to 0.5ns for switching logic state from low to high for clock path
18	<pre>set_clock_groups -name original -group [list [get_clocks clk]]</pre>	Defines groups of specific clocks
19	set DRIVING_CELL BUFX8	Defines driving cell name which will drive the input ports of the design
20	set DRIVE_PIN {Y}	Defines driver pin of the driving cell
21	set_driving_cell -lib_cell \$DRIVING_CELL -pin \$DRIVE_PIN [all_inputs]	Sets driving cell properties for all the input ports
22	<pre>set_max_fanout 10 [current_design]</pre>	Sets maximum allowable fanout number to 10
23	set_load 0.5 [all_outputs]	Sets load capacitance of the output ports of the design
24	set_operating_conditions slow	Sets operating condition for delay calculation
25	set_input_delay -max 0.5 [all_inputs]	Synthesis tool assumes the data is launched by a positive edge triggered flop from the external logic

		(and the maximum input delay for the setup analysis is 0.5ns)
26	<pre>set_output_delay -max 0.5 [all_outputs]</pre>	Synthesis tool assumes the data is captured by a positive edge triggered flop in the external logic (and the maximum output delay for the setup analysis is 0.5ns)
27	remove_assign -buffer_or_inverter BUFX16 - design [current_design]	Removes assign statement using BUFX16 cell
28	syn_generic	Performs generic synthesis
29	write_hdl > alu_4bit_generic.v	Creates a structural netlist using generic logic after generic synthesis
30	synthesize -to_mapped	Performs mapping using target timing library
31	write_hdl > alu_4bit_post_synthesis.v	Creates a structural netlist using mapped logic after mapping
32	remove_assigns_without_opt -buffer_or_inverter BUFX12 -verbose	Removes assign statement using BUFX12 cell
33	set_remove_assign_options -buffer_or_inverter BUFX12 -verbose	Sets buffer or inverter cell to remove assign statements
34	write -mapped > alu_4bit_mapped.v	Writes mapped netlist for post-synthesis flow
35	write_sdc > alu_4bit.sdc	Writes constraints file for post-synthesis flow

- 11. After checking the synthesis_cmd.tcl close the Vim editor by executing $Esc \rightarrow :q$
- 12. Now make sure you are in the **synthesis_lab** directory. And launch the Genus tool using the command **genus**.

[150205105@aust synthesis_lab]\$ genus

13. If the Genus tool is successfully launched, the following text will be shown in the terminal. Cadence Genus Synthesis Solution, Version 15.10-s019_1, built Nov 4 2015

```
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.
Options:
Checking out license: Genus_Synthesis
Sourcing GUI preferences file /home/Fall18/150205105/.cadence/genus/gui.tcl ...
WARNING: This version of the tool is 2426 days old.
genus@root:> source synthesis_cmd.tcl
```

14. Now source the **synthesis_cmd.tcl** file to perform the synthesis of the RTL present in the **input_files** directory.

genus@root> source synthesis_cmd.tcl

15. After successfully execution of **synthesis_cmd.tcl** file, the Genus tool will show that the SDC file export is finished.

```
Info : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'alu_4bit'.
        flow.cputime flow.realtime timing.setup.tns timing.setup.wns snapshot
UM: 0 1 0 ps infinity ps synthesize
Finished SDC export (command execution time mm:ss (real) = 00:00).
genus@design:alu 4bit>
```

16. Now to show the synthesized output execute the command gui_show.

genus@design:alu_4bit> gui_show

17. The GUI window of the genus synthesis output will be opened. If you click and zoom into each block of the circuit, you will be able to view the gate interconnections inside the block.



18. Close the GUI window and exit the Genus tool using the exit command

genus@design:alu_4bit> exit

19. Now you will be in the synthesis_lab directory. Check the files inside the directory using the *ls -ltr* command and make sure *alu_4bit.sdc* and *alu_4bit_mapped.v* files are present in the directory which will be used for place and route in the upcoming labs.

```
[150205105@aust synthesis_lab]$ ls -ltr
total 84
-rwxr-xr-x 1 150205105 150205105 1357 Nov 6 12:38 synthesis_cmd.tcl
drwxr-xr-x 2 150205105 150205105 4096 Nov 6 12:38 input_files
drwxr-xr-x 5 150205105 150205105 4096 Nov 6 12:38 EDI_files
drwxr-xr-x 3 150205105 150205105 4096 Nov 6 12:40 fv
-rw-rw-r-- 1 150205105 150205105 7804 Nov 6 12:40 alu_4bit_elaborated.v
-rw-rw-r-- 1 150205105 150205105 8033 Nov 6 12:40 alu_4bit_generic.v
-rw-rw-r-- 1 150205105 150205105 2895 Nov 6 12:40 alu_4bit_generic.v
-rw-rw-r-- 1 150205105 150205105 5434 Nov 6 12:40 alu_4bit_sdc
-rw-rw-r-- 1 150205105 150205105 5434 Nov 6 12:40 alu_4bit_post_synthesis.v
-rw-rw-r-- 1 150205105 150205105 5434 Nov 6 12:40 alu_4bit_mapped.v
-rw-rw-r-- 1 150205105 150205105 5434 Nov 6 12:40 alu_4bit_mapped.v
-rw-rw-r-- 1 150205105 150205105 5434 Nov 6 12:40 alu_4bit_mapped.v
-rw-rw-r-- 1 150205105 150205105 26573 Nov 6 12:42 genus.log
[150205105@aust synthesis_lab]$
```

Post Lab Task

- 1. Is the testbench module synthesizable?
- 2. Why the operating condition of synthesis is slow?
- 3. What is Standard Design Constraints (SDC)?
- 4. What do LEF and LIB files contain?
- 5. List the functions of buffer cells in synthesis.
- 6. Check the function of commands *report_power*, *report_gates*, *report_timing* in Genus.

Lab-6: Physical Design Using Encounter Digital Implementation System (Part 1)

Objective

The main objectives of this lab are:

- Familiarization with Physical Design flow.
- Familiarization with MMMC(Multi-Mode Multi-Corner).
- Familiarization with chip Floorplan.

Introduction

Back-end Design or Physical Design involves the placement of standard cell, macro, and making physical connections between pins using metal layers(routing) to meet the design power, performance, and area (PPA) goals. Physical Design flow uses the technical libraries that are provided by the fabrication houses. These technology files provide information regarding the type of Silicon wafer used, the standard cells used, and the layout rules. Physical design is followed by verification after all verifications post-processing is applied where the data is translated into an industry-standard format called **GDSII**.



ASIC design flow showing the physical design tasks

Physical Design is the process of transforming a circuit description into a physical layout that describes the position of cells and routes for the interconnections between them. In this stage, standard cells are placed on a defined floorplan, and route the wire to connect the standard cells. That is why we call this automatic Place and Route (PnR). Goals for each stage of PnR are given below.

Floorplan

- I. Define the width and height of the core and die. (core defines the area where core Logic cells are placed).
- II. Define locations of preplaced cells (blocks or macros, placed based on connectivity)
- III. Surround pre-placed cells with Decoupling capacitors.

Power Plan

- I. Power grid network is created to distribute power to each part of the design equally.
- II. To connect the power network to every instance by considering IR drops and EM (Electromigration)
- III. Reduce dynamic and static power dissipation.

Placement

- I. Minimizes congestion and makes the design routable
- II. Timing, power, and area optimization
- III. Reduces cell density, pin density, and congestion hot-spots
- IV. Minimal DRV violations

Clock Tree Synthesis (CTS)

- I. Meeting the constraints written in the SDC file
- II. Meeting clock tree targets (Min skew and insertion delay (latency))
- III. Controls buffer/inverter level used in the clock network

Routing

- I. Minimizes total interconnect/wire length
- II. Minimizes critical path delay
- III. Completes the connection without increasing total area and minimizes the number of layer changes
- IV. Reduces cross-talk noise
- V. Meeting Setup and hold timing margin

Input and Output files of Physical Design



Input Files

Technology-Related Files

- i) Library Exchange Format file (.lef): Contains technology information and an abstract view of standard cells
- **ii)** Liberty Timing file (.lib): ASCII representation of timing, power parameter, and functionality information associated with cells of a particular technology node

Design Related Files

- i) Post Synthesized or Gate Level Netlist (.v)
- ii) Standard Design Constraints containing all timing and design limitations (.sdc)

Output Files

- i) Post APR Netlist (APR refers to Automatic Place and Route)
- ii) DEF (Design Exchange Format)

In this lab, our main task is to understand and initialize the MMMC (multi-mode multi-corner) and design an efficient floorplan for our synthesized RTL of lab-6. We will perform the rest of the steps and physical verification in the next lab.

Lab Task

Launching Encounter Tool

1. Log in to the server in the GUI mode and source the Cadence license file.

[Xlaunch (enable SSH) \rightarrow putty (load server IP) \rightarrow login \rightarrow csh \rightarrow source \sim /cshrc_q \rightarrow nautilus]

- 2. In the GUI mode of your account open a terminal by executing **right-click on mouse** \rightarrow **open terminal.**
- 3. First check you are at the home using the command *pwd*

[150205105@aust ~]\$ pwd

Then create the directory using the *mkdir* command.

[150205105@aust ~]\$ mkdir lab_6/

4. Check whether the directory is created or not using the following command

[150205105@aust ~]\$ /s -/tr

5. Go to the directory *lab_6* by executing the command *cd lab_6/*

[150205105@aust ~]\$ cd lab_6/

6. Copy the directory *pnr_lab* from the root into the *lab_6* directory

[150205105@aust lab_6]\$ cp /pnr_lab . -rf

7. Go to the copied directory *pnr_lab.*

[150205105@aust lab_6]\$ cd pnr_lab

8. Copy the synthesized netlist *alu_4bit_mapped.v* and post-synthesis sdc file *alu_4bit.sdc* that you created in *lab 5* using the following commands.

[150205105@aust pnr_lab]\$ cp ~/lab_5/synthesis_lab/alu_4bit_mapped.v input_files /
[150205105@aust pnr_lab]\$ cp ~/lab_5/synthesis_lab/alu_4bit.sdc input_files /

9. Make sure the following directories and the files are present in the *pnr_lab* directory using the command *tree*.

```
[150205105@aust pnr lab]$ tree
[150205105@aust pnr_lab]$ tree
    EDI_files
 - -
    |-- lef
         `-- gsclib045.lef
         libs
         |-- fast.lib
         |-- slow.lib
         -- typical.lib
         others
         `-- capTable
    input files
 - -
    |-- alu_4bit.sdc
         alu 4bit mapped.v
      - -
5
 directories, 7 files
```

10. Now make sure you are in the *pnr_lab* directory. And launch the Encounter tool using the command *encounter*.

[150205105@aust pnr_lab]\$ encounter

11. If the **encounter** tool is successfully launched, the following text will be shown in the terminal and the black GUI window of the encounter will appear on your screen.

```
Cadence Design Systems, Inc.
                     2655 Seely Avenue
San Jose, CA 95134, USA
*
*
*
            ******
@(#)CDS: Encounter v14.20-p004_1 (64bit) 11/05/2014 14:06 (Linux 2.6.18-194.el5)
@(#)CDS: NanoRoute v14.20-p014 NR141101-0648/14_20-UB (database version 2.30, 246.6.1) {superthreading v1.24}
@(#)CDS: CeltIC v14.20-p001_1 (64bit) 10/15/2014 03:59:12 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.20-p007 (64bit) 11/05/2014 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.20-p003_1 (64bit) Oct 27 2014 04:09:59 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.20-p003
@(#)CDS: IQRC/TQRC 14.1.2-s148 (64bit) Mon Sep 29 16:54:36 PDT 2014 (Linux 2.6.18-194.el5)
@(#)CDS: 0A 22.50-p007 Tue Sep 30 00:05:09 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
--- Starting "Encounter v14.20-p004_1" on Sun Jul 31 16:40:47 2022 (mem=94.8M) ---
 --- Running on aust (x86_64 w/Linux 2.6.18-348.el5)
This version was compiled on Wed Nov 5 14:06:30 PST 2014.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
**INFO: MMMC transition support version v31-84
encounter 1>
```

The following Encounter GUI window will appear.

ncounter(R) RTL-to-GDSII System 14.2 - /home/Fall18/150205105/lab_G/prr_lab -	- 0 >
le Edit Yiew Partition_ Floorplan Power Elace Optimize ⊆lock Boute Ijming Verify Options PVS Tools Flowy_ Help	cādeno
ે 🗄 🛯 ગાં	
ି ା ା ା ଏ 🖩 🖬 1. 🔍 🛤 🖇 ≕ 🔩 ୩୪ ୩୪	🖳 🕰 🗊 online help
	Layer Control
	All Colors V S
	Instance V
	Block
	Std. Cell
	Physical Cell
	IO Cell Area IO Cell
	Black Box
	E Net 🖌
	E Cell E Blockage
	🗄 Row 💆 🗹
	⊕ Partition ✓ ■ Bump
	🗄 Power 🖌 🖌
	⊞ Grid ⊞ Track
	E Congestion ✓ Multiple Color Miscellaneous
	⊞ Miscellaneous ⊻ ⊟ Wire&Via ⊻
	Metal 0
	Via 01 Metal 1
	Via 12
	Via 23
	Metal 3 Via 34 Via 34
	Metal 4
	Via 45 Metal 5
	Via 56 🗹 🗹
	Metal 6 🛛 🗹 🗹
	Activate Windo Metal 7
	Go to Settings to act Via 78 metal 8
to select single object. Shift+Click to de/select multiple objects.	Q SelNum:0 (0.165, 0.054) Not in Memor

Design Import & Timing mode setup

12. Now from the Encounter GUI window, launch the **Design Import** window by executing **File** → **Import Design**

Encounter(R) RTL-to-GDSII System 14.2 - /home/Fali18/150205105/lab_6/pnr_lab -	
Elle Edit View Partition Floorplan Power Place Optimize Clock Route Timing Verify Options PVS Tools Flows Help	
ECO Design ECO D	
	_
Save Design F2 X Design Import X	
Create OA Library	
Import RT	
RTL Synthesis Files	
Load Top Cell: Auto Assign • By User:	
Save	
Check Design Report Cell Cell Cell Cell Cell Cell Cell Cel	
View.	
Technology/mysical Librares:	
OA Reference Libraries:	
Abstract View Names	
Layout View Names:	
ULEF Files	
Floorplan	
IO Assignment File	
Power	
Power Nets: Ground Nets:	
CPF File:	
Analysis Configuration	
MMMC View Definition File:	
Create Analysis Configuration	
QK Save Load Cancel Help	

13. In the **Design import** window, select the **Verilog** option under the **Netlist** section and then click on the three dots (...) button for importing the synthesized netlist file to the database.

Netlist:							
Verilog							- 1
Files:	-				 		
O OA	Top	p Cell: A	luto Assigi	n 🥑 By User		_	-
Library:							
Cell:					 		
View:					 		
Technology/Physical Libraries:							_
• OA							
Reference Libraries:]
Abstract View Names:							
Layout View Names:							
LEF Files							
Floorplan							
IO Assignment File:							D
Power							
Power Nets:							
Ground Nets:							
CPF File:							D
Analysis Configuration							
MMMC View Definition File:							
	Create A	nalysis Co	onfiguration	1)			

14. Now the **Netlist File** window will appear, click on the double arrow button (>>).

🗙 Netlist Files		\times
Netlist File:		Ath >>
Netlist Files:		
		Delata
	Close	Delete

15. In the newly appeared **Netlist Files** window, select the synthesized netlist file **alu_4bit_***mapped.v* from the *input_files* directory. Then click on the **Close** button.

X Netlist Files	×
Netlist File: it_files/alu_4bit_mapped.v Add << Netlist Files: input_files/alu_4bit_mapped.v	Netlist Selection: Image: selection: <
	Filters: Netlist Files (".v")

16. If the netlist importing is successful, you will be in the **Design Import** window again. Now to define the **Top Cell** name select the **By User** option and provide the cell name *alu_4bit* in the blank field as shown in the following figure.

💌 Verilog							
Files: input_fil			_			1] .
	Тор С	Cell: 🔾 Auto /	Assign 🧿 By l	Jser: alu_4b	it		
○ 0A						-	
Library:							_
Cell:							_
View:							_
Technology/Physical Libraries:							
• OA							
Reference Libraries:							Ŀ
Abstract View Names:							
Layout View Names:							
C LEF Files							<u> </u>
Floorplan							
IO Assignment File:							
Power							
Power Nets:							-
Ground Nets:							_
CPF File:							
Analysis Configuration							
MMMC View Definition File:							
	Croata Ana	lysis Configu	wation				-

17. For adding lef files to the database, select the LEF Files option under the Technology/Physical Libraries section of the Design Import window. Click on the three dots (...) button beside the LEF Files option. Then on the appeared LEF Files window click on the arrow (>>) button.

Netlist:				
Verilog				
Files: input_f	iles/alu_4bit_mapped.v	<u> </u>		
	Top Cell: 🔾 Auto Assign 💿 By User: alu_4b	it	🔀 LEF Files	2
) OA				3
Library: Cell:			LEF File:	Add >>
View:			CLEF Files:	
Technology/Physical Libraries:				
) OA				
Reference Libraries:				
Abstract View Names: Layout View Names:				
LEF Files 1				
Floorplan				
IO Assignment File:		6		
Power				
Power Nets:				
Ground Nets:				
CPF File:		6		
Analysis Configuration				
1MMC View Definition File:				
	Create Analysis Configuration			Delete
	Contract of the second s		Clos	

18. In the **LEF Files** window find and select the lef file *gsclib045.lef* from the *EDI_file/lef* directory and then click on the **Close** button.

LEF FI		lef Add <<	18/150205105/lab_6/pnr	_lab/EDI_files/lef 🔽 👔
EDI_fi	les/lef/gsclib045.lef		i gsclib045.lef	

19. Now, on the **Power** section of the **Design Import** window, write **Power Nets** name as **VDD** and **Ground Nets** name as **VSS** as shown in the below figure. After that click on the **Create Analysis Configuration** option for creating the MMMC file.

🗙 Design Import		_		\times
∠ Netlist:				
 Verilog 				
Fil	es: input_files/alu_4bit_mapped.v]
	Top Cell: 🔾 Auto Assign 💿 By User: 🛛 alu_4	bit		
O OA				
Libra	ry:			-
	ell:			
Vi	ew:			
Technology/Physical	Libraries:			
O OA				
Reference Librari	es:			
Abstract View Nam	es:			
Layout View Nam	es:			
LEF Files	EDI_files/lef/gsclib045.lef			
- Floorplan				
IO Assignment F	ile:			
C Power				_
1 Power N				
2 Ground No				
				-
Analysis Configuration	1			
MMMC View Definition	File:			Þ
	3 Create Analysis Configuration			
<u>OK</u>	Save Load Cancel	C H	lelp	

20. The following blank **MMMC Browser** window will appear. We will set MMMC objects and will create appropriate analysis views for our physical design.

	MMMC Browser	_
Analysis View List	MMMC Objects	Wizard Help
Analysis Views ⊕- Setup Analysis Views ⊕- Hold Analysis Views ⊕- Hold Analysis Views	MMMC Objects ⊕ Library Sets ⊕ - RC Corners ⊕ - OP Conds ⊕ Delay Corners ⊕ - Constraint Modes	This wizard Heip This wizard will assist you in specifying the necessary information to configure the system for RC extraction, delay calculation, and timing analysis. It you have all the necessary data available, it is recommended that you configure the system as completely as possible for all steps of the implementation flow - through signoff. If not, you can always update the configuration, if necessary, as you proceed through the flow. If you are comfortable using the MMMC Browser, you can use the Wizard Off button to remove the help dialog, and proceed at your own pace.
		For additional assistance with design import, press the Next button
1	1	Prev
Save&Close	Delete <u>R</u> eset <u>Preference</u>	s <u>W</u> izard Off <u>C</u> lose <u>H</u> elp

Library Sets

We will create two Library Sets using slow and fast timing library files as shown in Table 1.

Table-1

Name	Timing library file Directory
max_timing	EDI_files/libs/slow.lib
min_timing	EDI_files/libs/fast.lib

21. To create a library sets, double click on the **Library Sets** option of the **MMMC Browser** to launch the **Add Library Set** window.

X MMMC Browser

Analysis View List	MMMC Objects	Wizard Help
⊕- Analysis Views ⊕- Setup Analysis Views ⊕- Hold Analysis Views	⊞- Delay Corners ⊞- Constraint Modes	This wizard will assist you in specifying the necessary information to configure the system for RC extraction, delay calculation, and timing analysis.

22. In the **Add Library Set** window, write *max_timing* in the name field and click on the **Add** button.

🔀 А	dd Library Set	_		- 0	×
	: max_timing ting Ubrary Files	Add Delete	-SI Library Files		
	<u>0</u> K	Apply	Close	Help	

23. The **Timing Library Files** window will appear. Click on the double arrow (>>) button and select the **slow.lib** from the **EDI_files/libs** directory. Then click on the **Close** button.

 \times

24. Now in the **Add Library Set** window select the **OK** button. A library set will be created named *max_timing* which contains **EDI_files/libs/slow.lib**

X Add Library Set		_	- C		\times	
Name: max_timing Timing Library Files		-SI Library Files -				
EDI_files/libs/slow.lib						
	Add			Ad	d	
	Delete			Del	ete	

- 25. Follow steps 21-24 to create the *min_timing* library set by selecting the *fast.lib*.
- 26. After successfully creating two libraries the MMMC browser will look like the below figure.

Analysis View List MMMC Objects Wizard Help
 Analysis Views ⇒ Setup Analysis Views ⇒ Hold Analysis Views ⇒ Hold Analysis Views ⇒ Hold Analysis Views ⇒ Hold Analysis Views ⇒ Filming ⇒ SI ⇒ Corners ⇒ Delay Corners ⇒ Constraint Modes ⇒ Constraint Modes If you can always update the configuration, if necessary, as you proceed through the flow. If you are configuration, if necessary, as you proceed through the flow. If you are configuration, if necessary, as you proceed through the flow.
 Bernary Analysis Views Bernary Hold Analysis Views<
For additional assistance with design import, press the Next butt

RC Corners

Now, we will create an **RC Corner** using the Cap Table file as shown in Table 2.

Table	e-2
-------	-----

Name	Cap Table	Temperature
rc_typical	EDI_files/others/capTable	25

27. To create an RC corner, double click on the **RC Corners** option of the **MMMC Browser** to launch the **Add RC Corner** window.



28. In the Add RC Corner window, write *rc_typical* in the Name field and 25 in the Temperature field and select the Cap Table from the location *EDI_files/others/capTable*. After that click on the OK button. If the capTable file is not found in the mentioned location select the File of type as All Files(*) from the Cap Table window.

		X Cap Table	×
Add RC Corner Add RC Corner A Add RC Corner Add RC Corner Add RC Corner Add RC Corner Add RC Corner Add RC Corner Add RC Corner Add RC	□ × 2 ▷ 1.0 1.0 0.0 0.0 1.0 1.0 1.0 0.0 0	Look in: home/Fall18/150205105/lab_6/pnr_lab/EDI_files/others Computer Cic Top CapTable Computer Cic Top CapTable Computer Cic Top CapTable Computer Cic Compute	
QK Apply Close	Help		ipen
		Files of type: All Files (*) 3	-

29. After successfully creating the **RC Corner** the **MMMC browser** will look like the below figure.

 Analysis Views El Library Sets B max_timing Cap Table : EDL_files/others/capt Cap Table : EDL_files/others/c	alysis View List	MMMC Objects	Wizard Help
	B- Analysis Views B- Setup Analysis Views	E-Library Sets B-max_timing B-min_timing B-min_timing Corners E-c_typical -Cap Table : EDI_files/others/c -T : 25 PreRoute Res : 1.0 PreRoute Cap : 1.0 PreRoute Cikras : 0.0 PostRoute Res : 1.0 PostRoute Cikras : 0.0 PostRoute Cikras	This wizard will assist you in specifying the necessary information to configure the system for RC extraction, delay calculation, and timing analysis. It you have all the necessary data available, it is recommended that you configure the system as completely as possible for all steps of the implementation flow - through signoff. If not, you can always update the configuration, if necessary, as you proceed through the flow. If you are comfortable using the MMMC Browser, you can use the Wizard Off button to remove the help dialog, and proceed at your own pace.

Delay Corners

Now, we will create two different **Delay Corners** using the *max_timing* and *min_timing* library sets and the *rc_typical* RC Corner as shown in Table-3.

Table-3

Name	Туре	RC Corner	Library Set
max_delay	Single Bc/Wc	rc_typical	max_timing
min_delay	Single Bc/Wc	rc_typical	min_timing

- min_delay
 single Bc/vvc
 rc_typical
 min_timing
- 30. To create a delay corner, double click on the **Delay Corners** option of the **MMMC Browser** to launch the **Add Delay Corner** window.

🗙 MMMC Browser		- 🗆 X
Analysis View List	MMMC Objects	Wizard Help
⊕-Analysis Views ⊕-Setup Analysis Views ⊡-Hold Analysis Views	⊕- Library Sets ⊕- RC Corners ⊕- OP Conds ⊕- Delay Corners ⊕- Constraint Modes	This wizard will assist you in specifying the necessary information to configure the system for RC extraction, delay calculation, and timing analysis.

31. In the Add Delay Corner window, write max_delay in the name field, select the type Single Bc/Wc, choose rc_typical from the RC Corner option, and max_timing from the Library Set option. Then, click on the OK button.

X Add Delay Corner		_		\times	
lame: max_delay Power Domain List default	On Chip Variation	● Single/	BcWc		
	Add Delete RC Corner: rc_typica CopCond Lib: OpCond: IrDrop File: Early Library Set: OpCond Lib: OpCond: IrDrop File:				
OK	Late Library Set: OpCond Lib: OpCond: IrDrop File: Apply Close		<u>i</u> elp	•	

- 32. Follow steps 27-28 and create the *min_delay* delay corner by selecting the *min_timing* from Library Set and *rc_typical* from RC Corner.
- 33. After successfully creating all two delay corners, the **MMMC Browser** will look like the below figure.



Constraint Mode

In this part, a constraint mode will be created from the post synthesis constraint file(SDC file) using the **Constraint Mode** option as shown in Table-4.

Table-4		
Name SDC constraint files		
fuctional_sdc	Input_files/alu_4bit.sdc	

34. Double click on the **Constraint Modes** option of the **MMMC Browser** to open **Add Constraint Mode** window.

MMMC Browser		- 🗆 ×
Analysis View List ⊕- Analysis Views	MMMC Objects	Wizard Help
⊞- Analysis views ⊕- Setup Analysis Views ⊕- Hold Analysis Views	⊕- Library Sets ⊕- RC Corners ⊕- OP Conds ⊕- Delav Corners ⊕- Constraint Modes	This wizard will assist you in specifying the necessary information to configure the system for RC extraction, delay calculation, and timing analysis.

35. In the Add Constraint Mode window, write fuctional_sdc on the name field and click on the Add button.

🗙 Add Constraint Mode	_		_		\times
Name: functional_sdc					
	Add Delete	ILM Constraint	Files —	Add	
	pply	Close	E	<u>H</u> elp	

36. Now the SDC Constraints Files window will appear. Click on the double arrow button (>>)

SDC Const	straint File		
			Delete

37. Select the *alu_4bit.sdc* from the *input_files* directory. After that click on the *Close* button.

SDC Constraint Files	;
SDC Constraint File: files/alu_4bit.sdc Add < SDC Constraint Files: input_files/alu_4bit.sdc	SDC Constraint Selection:
	Filters: SDC Constraint Files (".sdc")

38. Then click **OK** on **Add Constraint Mode** window.



39. After successfully creating the constraint mode, a constraint mode named *functional_sdc* is created in the **MMMC Browser**.

nalysis View List	MMMC Objects	Wizard Help
a Analysis Views ∃-Setup Analysis Views ∃-Hold Analysis Views	 ⇒ Library Sets ⇒ max_timing ⇒ Timing ⇒ EDI_files/libs/slow.lib ⊕ SI ⊕ Timing ⊕ Timing ⊕ Timing ⊕ Timing ⊕ Timing ⊕ Total ⊕ OP Conds ⊕ OP conds ⊕ Delay Corners ⊕ Corners standard ⊕ Corner : rc_typical ⊕ Power Domain List ⊕ min_delay ⊕ Library Set : min_timing ⊕ Opcond : ⊕ Power Domain List ⊕ min_delay ⊕ Dopcond Library : ⇒ Opcond : ⊕ Power Domain List ⊕ min_delay ⊕ Tidrop File : ⊕ Power Domain List ■ Constanti Modes ⊕ functiona_sdc ⊕ functiona_sdc ⊕ Ilm Sdc Files 	This wizard will assist you in specifying the necessary informatio to configure the system for RC extraction, delay calculation, and timing analysis. It you have all the necessary data available, it is recommended that you configure the system as completely as possible for all steps of the implementation flow - through signoff. If not, you can always update the configuration, if necessary, as you proceed through the flow. If you are comfortable using the MMMC Browser, you can use the Wizard Off button to remove the help dialog, and proceed at your own pace. For additional assistance with design import, press the Next butto

Analysis Views

We will create two different **Analysis Views** using the previously created **max_delay** and **min_delay** delay corners and constraint mode **fuctional_sdc** as shown in Table-5.

Table-5

Name	Constraint Mode	Delay Corner
func_slow	fuctional_sdc	max_delay
func_fast	fuctional_sdc	min_delay

40. To create an analysis view double, click on the **Analysis Views** option of the **MMMC Browser** to launch the **Add Analysis View** window.

X MMMC Browser

 \Box \times

Analysis View List	MMMC Objects	Wizard Help
⊕- Analysis Views ⊕- Setup Analysis Views ⊕- Hold Analysis Views	⊕ Library Sets ⊕ RC Corners ⊕ OP Conds ⊕ Delay Corners ⊕ Constraint Modes	This wizard will assist you in specifying the necessary information to configure the system for RC extraction, delay calculation, and timing analysis.

41. In the Add Analysis View window write func_slow in the name field, select functional_sdc from the Constraint Mode option, max_delay from the Delay Corner option, and after that press Ok.

X Add Analysis View	—	\times
Name: func_ Constraint Mode: functi Delay Corner: max_o	onal_sdc	
	<u>C</u> lose	<u>H</u> elp

42. Follow steps 35-36 and create the *func_fast* analysis view by selecting the *functional_sdc* from the **Constraint Mode** option and *max_delay* from the **Delay Corner** option.

X Add Analysis View	—	×
Name: func_ Constraint Mode: functio Delay Corner: min_d	onal_sdc	
OK Apply	Close	lelp

Setup and Hold Analysis View

We will specify setup and hold analysis views using the *func_slow* and *func_fast* analysis views created in the previous steps.

43. To specify the setup analysis view, double click on the Setup Analysis View option on the MMMC Browser to launch the Add Setup Analysis.

MMMC Browser		- 🗆 ×
Analysis View List	MMMC Objects	Wizard Help
⊕-Analysis Views ⊕-Setup Analysis Views ⊕-Hold Analysis Views	⊕-Library Sets ⊕-RC Corners ⊕-OP Conds ⊕-Delay Corners ⊕-Constraint Modes	This wizard will assist you in specifying the necessary information to configure the system for RC extraction, delay calculation, and timing analysis.

44. In the Add Setup Analysis View window select the *func_slow* from the Analysis View and press **Ok**.

X Add Setup Analysis	-	×
Analysis View:func_slow		
OK Apply	<u>C</u> lose	<u>H</u> elp

45. Following steps 38-39 and specify the **Hold Analysis View** option by selecting the *func_fast* **Analysis View**.



46. After adding all analysis views, make sure your **MMMC Browser** looks like the below figure, and then click on the **Save&Close** button.

A CONTRACTOR AND A CONTRACT	N # # # O OF	
Analysis View List Analysis View List Charalysis Views Constraint Mode : functiona_sdc Constrai	MMMC Objects	Wizard Help This wizard will assist you in specifying the necessary information to configure the system for RC extraction, delay calculation, and timing analysis. It you have all the necessary data available, it is recommended that you configure the system as completely as possible for all steps of the implementation flow - through signoff. If not, you can always update the configuration, if necessary, as you proceed through the flow.
⊢ridrop File : B⊢Power Domain List E→Stup Analysis Views B→func_slow Hold Analysis Views B→func_fast		If you are comfortable using the MMMC Browser, you can use the Wizard Off button to remove the help dialog, and proceed at your own pace. For additional assistance with design import, press the Next buttor

47. The **Save MMMC Browser View Definition File** window will appear. To save all the steps of the MMMC browser provide a file name and click on the **Save** button.[*Here, we used the name Default.view*]

X Save MMMC	View Definition File				2
Look in:	/home/Fall18/150205105/lab_6/pnr	_lab		- 0 0 🛌	e (
Computer	Name EDI files	 Size 	Type Folder	Date Modified 7 Aug 23:47:1	2
15020510			Folder	7 Aug 24:42:0	
	inputs_from_synthesis Default.view	674tes	Folder	7 Aug 23:57:2 7 Aug 24:33:0	
	- Deladit.view	074	VIEW FILE	7 Mag 24.00.0	·
	1				
	1				
	1				
	1				
	1				
File <u>n</u> ame:	Default.view				<u>S</u> ave
Files of type:	MMMC View Definition File (*.view*)				Cancel

48. Now, make sure your final **Design Import** window looks like the following figure and then click on the **OK** button.

🗙 Design Import	_		\times
Netlist:			
● Verilog			
Files: input_files/alu_4bit_mapped.v			
Top Cell: Auto Assign . By User: alu	u 4hit		
O OA			_
Library:			
Cell:			
View:			Ð
Technology/Physical Libraries:			=
O OA			
Reference Libraries:			
Abstract View Names:			_
Lavout View Names			_
LEF Files EDI_files/lef/gsclib045.lef			
/ Floorplan			
IO Assignment File:			<u></u> 1
Power -			
Power Nets: VDD			
Ground Nets: VSS			
CPF File:			Þ
Analysis Configuration			5
MMMC View Definition File: Default.view			⊳ 1
Create Analysis Configuration			_
OK Save Load Cancel		<u>H</u> elp	

49. An Encounter window will appear on your screen. The window has multiple rows like the following figure which ensure that the database has been created perfectly and ready for floorplanning.

Eile	Edit	⊻iew	Partiti	ion I	Floorpl	an	Powe	er E	Jace	Ob	timize	⊆loc	K BOU	ite T	iming	Verify	. Optį	ons	PVS	Tools	Flow	/s_ E	Telb	c ā d	еп
			ø	10			3 📣 3	×ø	24	13 %				1	(T	0	- Ja	<u> 1</u>				¥.3	> 4	ø . II C	~
	مالد (d'h i			-	-		laur	50		1	-1.			-	-	~	- 1 ·	111 10 10 10			_	Online		_
3	260		N B		_	•	13 1	1	90	=	3	143	13613								25		Layer Co		_
																							All Colors		_
																							Instanc		_
																						In	stance		
																							lock		
																							td. Cell over Cell		888
																						P	hysical C		888
																							Cell		888
																							rea IO Ci lack Box	811	
	/																					E	Module		_
																						E	l Net Cell		
																						E	Blockag	10	
																						E	Row		
] Floorpla] Partitio	un n	
																						E	Bump		
	<u> </u>																						Power Grid		
																						E .	Track		
																							Conges Multiple	tion Color	
																						E	3 Miscella	meous	
																							3 Wire&Vi oly(M0)	ia	200
																						c	ont(V01)		888
																							letal1 (M1		
																							ia1(V12) letal2(M2		
																							ia2(V23)		886
																							letal3(M3		
																							ia3(V34)		
																							letal4(M4 ia4(V45)		2000
																						Ň	letal5(M5	6	
																						\sim	ia5(V56)		888
																							letal6(M6		
																							ia6(∀67) letal7(M7		
																						\vee	ia7(V78)	·	111
0-0																							letal8(M8		
																							ia8(∨89) letal9(M9		

50. For floorplanning, execute **Floorplan** → **Specify Floorplan**.



51. Now in the Specify Floorplan window, set Core Utilization 0.4 and select the option Core to IO Boundary from the Core Margin By section and put 10 to all the four blank spaces (Core to Left, Core to Top, Core to Right, Core to Bottom). No need to change the rest of the value.

X s	Specify Floorplan	_	· 🛛	Х
A -			_	
B	asic Advanced			
ſ	Design Dimensions			
	Specify By: 💿 Size 🔾 Die/IO/Core Cod	ordinates		
	🖲 Core Size by: 🖲 Aspect Ratio:	Ratio (H/W):3	08142885	
	۲	Core Utilization:	0.4	
	C	Cell Utilization:	0.4	- H
	Dimension:	Width:	26.035	
		Height:	17.1	
	🔾 Die Size by:	Width:	46.035	
		Hoight	3717	. 11
	Core Margins by: Core to IO Bound			
	Core to Die Bour	· · · -		
	Core to Left: 10.0	Core to Top:	10.0	
	Core to Right: 10.0		10	┛║
	Die Size Calculation Use: O Max IO	_	-	
	Floorplan Origin at: 💿 Lower Le	eft Corner 🔾 Cente	er Unit: Micro	n

52. After successfully specifying all the values, the following floorplan will appear on the encounter window.

				SII Systen																>
jle	<u>E</u> dit	<u>V</u> iew	Partitio	<u>n</u> Floor	rpl <u>a</u> n	Powe	r <u>P</u> lace	o <u>O</u> pt	imize	Clock	<u>R</u> oute	e <u>T</u> iming	g Verity	⊻ Opt <u>i</u> ons	PVS	Tools	Flow	<u>s H</u> elp	cāde	e n c
		5	¢	1		8/	Ø \$4	85		Q		<u> </u>	0	1. 🖓 👘				👷 💫 峰	1	7
R	d}⊳	Ċ.	🦋 💵	-	1	i , 1	4 😽	±	4	14, 5					-		ß	online I	help	
										- 0								Layer Con	trol	e
																		All Colors		V
																		□ Instance		<u> </u>
																		Instance Block		
																		Std. Cell		Ē
																		Cover Cell		
																		Physical Ce	п [
																		IO Cell		<u> </u>
																		Area IO Cel Black Box	'	
																		E Module		
																		🖽 Net		
																		E Cell ⊡ Blockage		
																		⊞ Blockage		. 5
				· · · · ·														🗄 🗄 Floorplan		
														-				Partition		
				\$														⊞ Bump ⊞ Power		
				r														🖽 Grid		10
																		⊞ Track		
				→—										-				⊞ Congesti ⊞ Multiple	un Color	
																		🗄 Miscellar	neous	
																		⊟ Wire&Via	L F	
														1				Poly(M0) Cont(V01)		
														-				Metal1(M1)		
																		Via1(V12)		
																		Metal2(M2)		<u>_</u> _
																		Via2(V23)		<u> </u>
																		Metal3(M3) Via3(V34)		
																		Metal4(M4)		$\overline{\mathcal{A}}$
																		Via4(V45)	- F	
																		Metal5(M5)		2.
																		Via5(V56)		•
																		Metal6(M6)		Z *
-																		Via6(V67) Metal7(M7)		
																		Via7(V78)		
																		Metal8(M8)		
																		Via8(V89)	[
																		Metal9(M9)		

53. Now save the design as an encounter database file using the following command in the encounter terminal.

encounter 1> saveDesign floorplan.enc

Post Lab Task

- 1. What are the functions of the **MMMC** browser?
- 2. What does Cap Table contain?
- 3. What are the core area and die area?
- 4. What is the concept of rows in the floor plan?
- 5. What is constraint mode and how does it control the whole ASIC design?
- 6. What are the **PVT** corner and **RC** corner?
- 7. How is utilization calculated?
- 8. Why do we check the setup in the slow corner and hold in the fast corner?
- 9. Check all the options of **Specify Floorplan** window.

Lab-7A: Physical Design Using Encounter Digital Implementation System (Part 2)

Objective

The main objectives of this lab are:

- Familiarization with power mesh creation.
- Familiarization with standard cell placement techniques.

Lab Task

In the last lab, we prepared the design import settings and created a floorplan for our design. In this lab, we will perform the rest of the stages of PnR for completing our physical design

- Log in to the server in GUI mode and source the Cadence license file.
 [Xlaunch (enable SSH)→putty (load server IP) → login → csh→ source ~/cshrc_q→ nautilus]
- 2. In the GUI mode of your account open a terminal by executing **right-click on mouse** → **open terminal.**
- 3. First check you are at the home using the command *pwd*

[150205105@aust ~]\$ pwd

- 4. Go to the directory *lab_6* executing the command *cd lab_6/*[150205105@aust ~]\$ *cd lab_6/*
- 5. Go to the directory *pnr_lab* where you have done *lab_6* experiment and saved your design up to the floorplan

[150205105@aust lab_6]\$ cd pnr_lab

Make sure that the *floorplan.enc* encounter database are present in the *pnr_lab* directory using the command *ls -ltr*

[150205105@aust pnr_lab]\$ /s -/tr

 Now make sure you are in the *pnr_lab* directory. And launch the Encounter tool using the command *encounter*.

[150205105@aust pnr_lab]\$ encounter

8. If the **encounter** tool is successfully launched, the following text will be shown in the terminal.

9. Now from the encounter terminal, open *floorplan.enc* database using the following command.

encounter 1> source floorplan.enc

The following floorplan window will appear on your encounter window.

V En	count	or(P) PT	L-to-GDS	II System 14.	- /home	/E-119/	15020510		or Jab/f	loornlan er	c dat - a	alu. Abit				_		×
	count	er(ity it)	2-10-005	n System 14.	2 - /1101116	/ 1 41110/	15020510.	//ab_0/pi	111_100/1	ioorpian.ei	ic.uat - a	10_4010						~
Eile	<u>E</u> dit	⊻iew	Partition	Floorplan	Power	Place	Optimiz	e <u>C</u> lock	<u>R</u> out	e ∏ming	Verify	Options	PVS	Tools	Flow	<u>s H</u> elp	cād	enc
_	_																	
		5	¢ I	🕕 🎆 🌄	🛯 🏂 🎽	📕 🖉 🗸	83	\mathbf{Q} \mathbf{Q}			$\overline{\mathbf{O}}$	1 1			•	🕵 🏊 🖞	🦗 i 🛛 🖸	^
	- 1		ésk 🗆 🗖												0			
	¢Ĵ₽	Ċ,	× 💌	🚈 L	🖳 🖿	30	± =	3 1 <u>1</u> , 1	343						ES	onlir 🔝	ie help	
																Layer (Control	ð
																All Colo	rs	V
																🗆 Instan	ce	~
																Instance		
																Block Std. Cell		<u> </u>
																Cover Ce		ž
																Physical		1
																IO Cell		2
																Area IO (<u> </u>
																Black Bo		<u> </u>
																⊞ Module ⊞ Net	9	ž
																E Cell		
																E Blocka	uge	-
																⊞ Row ⊞ Floorp	an	<u> </u>
																⊡ Partiti		- -
																🗄 Bump		<u> </u>
																⊕ Power ⊕ Grid		
																E Track		
																E Conge	stion	<u> </u>
																⊞ Multip ⊞ Miscel		ž
																□ Wire&		- Ē
																Poly(M0)		
																Cont(V01		Ĭ
																Metal1(M Via1(V12		
				ſ												Metal2(M		
																Via2(V23		<u> </u>
																Metal3(M		⊠⊻
																Via3(V34		<u> </u>
																Metal4(M Via4(V45		Rť
																Metal5(M		
																Via5(V56		<u></u>
																Metal6(M		
-																Via6(V67		
																Metal7(M Via7(V78		X
																Metal8(M		
																Via8(V89		t i
															_	Metal9(M		22
													Num:0	1 2 60	0 40	50	n Memor	
													Num:0	-JC-0.00	υ, -4.U	100) (CCO	memory	y

Power Mesh

After restoring *floorplan.enc* database to the encounter tool, now the next step is power mesh creation where we will add *Ring, Stripes*, and *SRoute* to the design.

10. Now to add ring to the design, select *Add Ring* option by executing *Power* → *Power Planning* → *Add Ring*.



11. In the appeared *Add Ring* window, select the *Basic* tab and click on the three dots (...) button beside the *Net(s)* field.

Net(s):				C		
Ring Typ	e				_	
🖲 Core r	ing(s) con	touring				
🖲 Ar	ound core	boundary	Along	I/O boundary		
_		cted objects				
_	ring(s) aro	und				
	ch block ch reef					
	CH reel					
	lected nov	ver domain/fe	nces/reefs			
🔾 Se		ver domain/fe d block and/		re rows		
⊖ Se ⊖ Ea	ch selecte	d block and/	or group of cor	re rows is of core rows		
O Se O Ea O Cli	ch selecte usters of se With sha	ed block and/ elected block red ring edge	or group of cor s and/or group			
O Se O Ea O Cli User d	ch selecte usters of se With sha lefined coo	ed block and/ elected block red ring edge ordinates:	or group of cor s and/or group s			Mou
O Se O Ea O Cli User d	ch selecte usters of se With sha lefined coo	ed block and/ elected block red ring edge	or group of cor s and/or group s			Mou
O Se O Ea O Cli User d	ch selecte usters of se With sha lefined coo	ed block and/ elected block red ring edge ordinates:	or group of cor s and/or group s			Мон
O Se O Ea O Cli User d	ch selecte usters of so With sha lefined coo ore ring nfiguration	ed block and/ elected block red ring edge ordinates: Block	or group of cor s and/or group rs ring	is of core rows		Mou
User o Ring Co	ch selecte usters of se With sha lefined coo ore ring nfiguration Top:	ed block and/ elected block red ring edge ordinates: Block n Bottom:	or group of cor s and/or group rs ring Left:			Mou
O Se O Ea O Cli User d	ch selecte usters of se With sha lefined coo ore ring nfiguration Top:	ed block and/ elected block red ring edge ordinates: Block n Bottom:	or group of cor s and/or group rs ring Left:	s of core rows		Мон
User d Ring Co Layer:	ch selecte usters of so With sha lefined coor ore ring nfiguration Top: Metal1 0.07	ed block and/ elected block red ring edge ordinates: Block n Bottom: H Metal	or group of con s and/or group ring Left: I H I Metal2	Right:		Mou pdate
User of CRing Co Layer: Width: Spacing:	ch selecte usters of si With sha lefined coor ore ring nfiguration Top: Metal1 0.07 0.07	ed block and/ elected block red ring edge pordinates: Block n Bottom: H Metal1 0.07	or group of con s and/or group ring Left: 1 H Metal 0.07	Right: 2 V Metal2 0.07		

12. From the appeared **Net Selection** window, select both **VDD** and **VSS** and then click on **Add** button. After that click on the **OK** button.



13. After that in the Basic tab of Add Rings window, check that the Around core boundary (under the Core ring(s) contouring option) is selected. Then under the Ring Configuration section, put all the values on the blank field as same as the below figure. Make sure that the Layer on the Top and Bottom must be Metal3 H and the Layer on the Left and Right must be Metal4 V.

Bing Typ					1
	ring(s) cor	· ·			
		e boundary	 Along 	I/O boundary	
	ring(s) an	ected objects			
-	ach block				
	ach reef				
		wer domain/fen	ices/reefs		
		ted block and/o		e mws	
			. granp ar aar		
	usters of s	selected blocks	and/or group:	s of core rows	
		selected blocks ared ring edges		s of core rows	
	With sha			s of core rows	MouseC
User o	With sha defined co	ared ring edges		s of core rows	MouseC
User o © C	With sha defined co	ared ring edges oordinates: Block ri		s of core rows	MouseG
User o © C	With sha defined co Core ring onfiguratio	ared ring edges oordinates: Block ri	ing		MouseC
User of Co	With sha defined co Core ring onfiguratio Top:	ared ring edges pordinates: Block ri Dn Bottom:	ing Left:	Right:	
User of ORING CO	With sha defined co Core ring onfiguratio Top: Metal3	ared ring edges ordinates: Block ri Dn Bottom: B H Metal3	Left:	Right: V ▶ Metal4 \	
User of Control of Con	With sha defined co Core ring onfiguratio Top: Metal3 2	ared ring edges pordinates: Block ri Block ri Bl	Left: H Metal4	Right: V Metal4 V	
User of Control of Con	With sha defined co Core ring onfiguratio Top: Metal3 2 : 3	ared ring edges pordinates: Block ri Block ri Bl	Left: H Metal4	Right: V ▶ Metal4 \	
User of Control of Con	With sha defined co Core ring onfiguratio Top: Metal3 2 : 3	ared ring edges pordinates: Block ri Block ri Bl	Left: H Metal4	Right: V Metal4 V	

14. Now click on the **OK** button of the **Add Rings** window. You will see the following encounter window where the ring encloses the core area.



15. To add stripes to the design, select *Add Stripes* option by executing *Power* → *Power* → *Planning* → *Add Stripe*.



16. In the appeared *Add Stripes* window, select the *Basic* tab and click on the three dots (...) button for selecting power nets that will be used as stripes in the design.

asic Advanced Via Generation Set Configuration Net(s): Layer: Metal2 Direction: Vertical Horizontal Width: 0.07 Spacing: 0.07 Set Pattern Set-o-set distance: 100 Number of sets: Bumps Over Between Over P/G pins Pin layer: Top pin layer Max pin width: 0 Master name: Selected blocks All blocks Stripe Boundary Over ring Pad ring Inner Outer Design boundary Create pins Each selected block/domain/fence All domains Specify rectangular area Specify rectangular area Specify rectilinear area First/Last Stripe Start from: I left right Relative from core or selected area	Update
Net(s): .ayer: Metal2 Direction: Vertical Horizontal Width: 0.07 Spacing: 0.07 Set Pattern Set-to-set distance: 100 Number of sets: Bumps Over Between Over P/G pins Pin layer: Top pin layer Max pin width: 0 Master name: Selected blocks All blocks Stripe Boundary Core ring Pad ring Inner Outer Design boundary Create pins Each selected block/domain/fence All domains Specify rectangular area Specify rectangular area First/Last Stripe Start from: I left right	Update
ayer: Metal2 > Direction: Vertical Horizontal Width: 0.07 Spacing: 0.07 Set Pattern . . . Set-to-set distance: 100 . . Number of sets: 1 . . Bumps Over Between . . Over P/G pins Pin layer: Top pin layer >	Update
Width: 0.07 Spacing: 0.07 Set Pattern Set-to-set distance: 100 Number of sets: Bumps Over Between Over P/G pins Pin layer: Top pin layer Max pin width: 0 Master name: Selected blocks All blocks Stripe Boundary Create pins Each selected block/domain/fence All domains Specify rectangular area Specify rectangular area First/Last Stripe Start from: eleft right	Update
Set Pattern Set-to-set distance: 100 Number of sets: Bumps Over Between Over P/G pins Pin layer: Top pin layer Max pin width: Master name: Selected blocks All blocks Stripe Boundary Create pins Each selected block/domain/fence All domains Specify rectangular area Specify rectalgular area First/Last Stripe Start from: eleft right	Update
Set-to-set distance: 100 Number of sets: 1 Bumps Over Between Over P/G pins Pin layer: Top pin layer Max pin width: 0 Maxter name: Selected blocks All blocks Stripe Boundary Core ring Pad ring Inner Outer Design boundary Create pins Each selected block/domain/fence All domains Specify rectangular area Specify rectangular area First/Last Stripe Start from: I left right	
Number of sets: 1 Bumps Over Over P/G pins Pin layer: Top pin layer Max pin width: Master name: Selected blocks All blocks All blocks Stripe Boundary Create pins Each selected block/domain/fence All domains Specify rectangular area Specify rectalgular area First/Last Stripe Start from:	
Bumps Over Between Over P/G pins Pin layer: Top pin layer Max pin width: Image: Construction Master name: Selected blocks Master name: Selected blocks All blocks Stripe Boundary Core ring Pad ring Inner Outer Design boundary Create pins Each selected block/domain/fence All domains Specify rectangular area Specify rectallinear area First/Last Stripe Start from:	
Over P/G pins Pin layer: Top pin layer ▶ Max pin width: 0 ● Master name: Selected blocks All blocks Stripe Boundary Selected blocks All blocks ● Core ring Pad ring Inner Outer ● Design boundary ✓ Create pins ● Each selected block/domain/fence All domains ● Specify rectangular area Specify rectallinear area First/Last Stripe Start from: ● left	
Master name: Selected blocks All blocks Stripe Boundary Create pins Each selected block/domain/fence All domains Specify rectangular area Specify rectalgular area First/Last Stripe Start from: I eft _ right	
Stripe Boundary Core ring Pad ring Pad ring Create pins Each selected block/domain/fence All domains Specify rectangular area Specify rectallular area First/Last Stripe Start from: Image left right	
Core ring Pad ring Inner Outer Design boundary Create pins Each selected block/domain/fence All domains Specify rectangular area Specify rectilinear area First/Last Stripe Start from: ● left right	
Pad ring Inner ● Outer Design boundary ✓ Create pins Each selected block/domain/fence All domains Specify rectangular area Specify rectilinear area First/Last Stripe Start from: ● left	
Create pins Each selected block/domain/fence All domains Specify rectangular area Specify rectilinear area First/Last Stripe Start from: Image leftright	
Each selected block/domain/fence All domains Specify rectangular area Specify rectilinear area First/Last Stripe Start from: Image leftright	
All domains Specify rectangular area Specify rectilinear area. First/Last Stripe Start from: • left • right	
Specify rectangular area Specify rectilinear area First/Last Stripe Start from: • left • right	
Specify rectilinear area. First/Last Stripe Start from: Image left Image right	
First/Last Stripe Start from: • left • right	
Start from: 🥑 left 🔾 right	
0 0 0	
Relative from core or selected area	
<u> </u>	
X from left: 0 X from right: 0	
Absolute locations	
Option Set	
Edit Add Stripe Option	
- Indide selection of the selection of t	

17. From the appeared **Net Selection** window, select both **VDD** and **VSS** and then click on **Add** button. After that click on the **OK** button.

X Net Selection		_		\times
Possible Nets		Chose	n Nets –	
VDD VSS		VDD VSS		
	[Add >>] Delete			
	Derete			
	J			
<u>o</u> k	Cancel		Help	

18. After that in the Basic tab of Add Stripes window, select the Metal2 layer and Vertical direction options. Provide Metal2 stirpes with a Width of 2um and Spacing between stripes will be 1um. Now under the Set Pattern subsection select the Number of sets option and put the value 1 on the blank field. Also, in the blank field of X from left option under the First/Last Stripe subsection put the value 10.

			\times
Basic Advanced Via Generation			
Set Configuration			
Net(s): VDD VSS			
Layer: (Metal2) Direction: 💿 Vertical 🔾 Horizontal			
Width: 2 Spacing: 1		Update	
Set Pattern			
Set-to-set distance: 100			
Number of sets: 1			
OBumps Over OBetween			
○ Over P/G pins Pin layer: Top pin layer ▶ □ Max pin width:			
Master name: Selected blocks O All blocks	ocks		
Stripe Boundary			51
Core ring			
Pad ring Inner Outer			
O Design boundary V Create pins			
Each selected block/domain/fence			
O All domains			
 Specify rectangular area 			
 Specify rectilinear area 			
First/Last Stripe			≤ 1
Start from: 💿 left 🔾 right			
Relative from core or selected area			
X from left: 10 X from right: 0			
Absolute locations			
<u> </u>			
-			
Option Set			

19. Now click on the **OK** button of the **Add Stripes** window. You will see the stripes as well as the ring on the design like the following figure.


Power Planning: SRoute

20. Now to deliver the power supply to the core circuit we need to perform **SRoute** (special route). Select the *Special Route* option by executing *Route* → *Special Route*.

E	<u>R</u> oute <u>Timing</u>	Verif <u>y</u>	Opt <u>i</u> on	s PVS	Too <u>l</u> s	Flov	w <u>s</u> E	<u>l</u> elp			
	<u>G</u> enerate Rou <u>T</u> rial Route	ting Gu	ide				**	~	4		۲
	<u>S</u> pecial Route	÷			_	_	_	_	_	 _	
	<u>N</u> anoRoute		•								
	M <u>e</u> tal Fill		•								
	V <u>i</u> a Fill		•								

21. In the appeared *SRoute* windows, select the *Basic* tab and click on the three dots (...) button for selecting the power nets name that you created on *Import Design* browser.

Route						
	🖌 Pad Rings 🖌 Follow Pi	ins 👿 Floating Stripe	econdary F	Power Pins		
	Bottom Laver: M	etal1 🕨				
Allow Jogging						
Area		F		ection		
X1:						
		ewiniea	🔾 Named: 🦳			
Delete Existing Routes						
Mode Setup	ages					
					Target Editin	ng Option:
	auting Control .aver Change Control Top Layer. Metal9 ► ✓ Allow Jogging Area X1: X2: Connect to Target Init Delete Existing Routes Generate Progress Mess:	xuting Control .ayer Change Control Top Layer. (Metal3 → Bottom Layer. (M ✓ Allow Jogging ✓ Allow La Area X1: X2: Connect to Target Inside The Area Only Detele Existing Routes Generate Progress Messages	xuting Control .ayer Change Control Top Layer (Metal) > Bottom Layer: (Metal) > Allow Layer Change Area X1: X2: Connect to Target Inside The Area Only Detet Existing Routes Generate Progress Messages	Auting Control Ager Change Control Top Layer (Metall) Allow Jogging Area X1: X2: V2: Vew Area Connect to Target Inside The Area Only Deteb Exits Routes Generate Progress Messages	ayer Change Control Top Layer: Metal3 ► Bottom Layer: Metal1 ► ✓ Allow Jogging ✓ Allow Layer Change Area X1. V1. V1. Draw X2. Connect to Target Inside The Area Only Delete Existing Routes Generate Progress Messages	Suting Control Layer Change Control Top Layer (Metall) Bottom Layer: Metall) Allow Layer Change Area X1: Y1: Y2: Unew Area Connect to Target Inside The Area Only Detete Existing Routes Generate Progress Messages Mode Setup

22. From the appeared **Net Selection** window, select both *VDD* and *VSS* and then click on *Add* button. After that press the *OK* button.

🗙 Net Selection		_		\times
VDD VSS	r	Chosen VDD VSS	Nets —	-
	dd >>] Delete			
	ancel	C	lelp	

23. Now under the **Basic** tab of the **SRoute** window, choose *Metal2* in *Top Layer* and *Metal1 in Bottom Layer*. Make sure that *Allow Jogging* and *Allow Layer Change* options remain unchecked.

SRoute	Pad Rings V Fr	llow Pins 🔽 Floating	g Stripes 🔲 Secondary Power F	Dine		
Routing Control	i au ningo 💽 i c	now ma	goupes _ becondary rower	110		
Top Layer: Metal2 >		er: Metal1) Ilow Layer Change	ו			
Area X1: X2: Connect to Target Inside Delete Existing Routes Generate Progress Message (Mode Setup)		Draw. View Area	Power Domain Selection All Selected Named:			
					Target Editin	g Options

24. Now under the **Via Generation** tab of the **SRoute** window, choose **Top Stack Via: Metal2** and **Bottom Stack Via: Metal1** options. Make sure that your **Via Generation** tab will look like the below figure.

Specify Crossover Connection I Top Stack Via Layer: Meta		Layer: Metal1)		
Specify Target Connection Laye				
Top Stack Via Layer: Meta		Layer: Metal1 >	2	
Split vias longer than 0 with center-to-center step of	into smaller via:	s pottom/left edge offset of -1	-0	
Make Via Connection to: ✓ Pad Ring/Pin 100 ✓ Core Ring 100 ✓ Block Pin 100 No Shape	✓ Stripe ✓ Block Ring ✓ Cover Macro	Target Penetration(%) 100 100 Pin 100		
Use Larger Vias for: Block Pin 1.0 Follow Pins 1.0 Stripes 1.0	Multiplier			

25. After Completing all the tasks on **SRoute** window, click on the **OK** button. The following figure will appear.



26. This ends our power planning stage. Now save the post your post *SRoute* design using the following command.

encounter 2> saveDesign power_plan.enc

Pin Placement

27. After power mesh creation, all the pins of the design need to be placed around the die boundary. For that, select *Pin Editor* by executing *Edit* → *Pin Editor*.



- 28. The steps for assigning pins to the left side are given below,
 - a) At first select A[] and B[] pins the from Pin Group.
 - b) Next select Spread and Spread type: Along Entire Edge from the Location section.
 - c) Then select *Side/Edge: Left* from *Pin Attribute* section.
 - d) Also select Layer: M3 from Pin Attribute. [select M4 for top and bottom pins]
 - e) After that, check the Assign Fixed Status option.
 - f) Finally press the *Apply* button.





 \times

29. Now following step 28 add the rest of the pins according to Table-a.

		Table-a	
Pin Name	Side/Edge	Spread Type	Layer
A[]	Left	Along entire edge	M3
B[]			
clk	Тор	From Center	M4
		[for single pin]	
Y[]	Right	Along entire edge	M3
Opcode	Bottom	Between Points	
		Starting X→20	M4
		Ending X \rightarrow 25	

30. After adding all the pins click on the **OK** button of the **Pin Editor** window. Now the design will look like the below figure on your encounter window.



31. Now save the design using the following command. This is the end of the pre-placement stage.

encounter 3> saveDesign pin_placement.enc

Placement

32. To place all the existing instances (standard cells and macros) in the design, use the following command

encounter 4> *placeDesign -noPrePlaceOpt*

After placement, click on the black screen of the encounter window and press the **F** key on your keyboard. It will clearly show the design with placed instances and the global routing between.



33. Now save the design to a different database name where all the instances are placed and connected with each other by global routing by the following command.

encounter 5> saveDesign placement.enc

Post Lab Task

- 1. Which metal should we use for power and ground rings, stripes, and sroute. why?
- 2. Check the difference between global routing and detail routing.
- 3. Check the manual of *saveDesign, placeDesign* using the man command.
- 4. What is No-Load violation?
- 5. Why can't we do hold optimization before building a clock tree?

Lab-7B: Static Timing Analysis Using Encounter Digital Implementation System

Objective

The main objectives of this lab are:

- Familiarization with Static Timing Analysis.
- Familiarization with clock tree synthesis, and detail routing.
- Familiarization with STA Optimization Techniques. (Pre-CTS and Post-Route)

Introduction

Static Timing Analysis (STA) is a method of validating the timing performance of an ASIC design by checking all possible paths for timing violations. STA breaks the design down into timing paths, calculates the signal propagation delay along each path, and checks for violations of timing constraints inside the design and at the input/output interface.



In the example, each logic cloud represents a combinational logic network. Each path starts at a data launch point, passes through some combinational logic, and ends at a data capture point.

Path	Startpoint	Endpoint
Path 1	Input port	Data input of a sequential element
Path 2	Clock pin of a sequential element	Data input of a sequential element
Path 3	Clock pin of a sequential element	Output port
Path 4	Input port	Output port

When performing timing analysis, STA first breaks down the design into timing paths. Each timing path consists of the following elements:

- Start point: The start of a timing path where data is launched by a clock edge or where the data must be available at a specific time. Every start point must be either an input port or a register clock pin.
- Combinational logic network: Elements that have no memory or internal state. Combinational logic can contain AND, OR, XOR, and inverter elements, but cannot contain flip-flops, latches, registers, or RAM.
- **Endpoint**: The end of a timing path where data is captured by a clock edge or where the data must be available at a specific time. Every endpoint must be either a register data input pin or an output port.

While performing STA, there are several types of violations that needs to be analyzed and must solved while debugging the violation paths. We are checking timing violations like setup and hold violations, and DRV (Design Rule Violations) like maximum transition, capacitance and fanout violations.

Setup: A setup constraint specifies how much time is necessary for data to be available at the input of a sequential device before the clock edge that captures the data in the device.

Hold: A hold constraint specifies how much time is necessary for data to be stable at the output of a sequential device after the clock edge that captures the data in the device.



Setup and hold checks

For this example, assume that the flip-flops are defined in the logic library to have a minimum setup time of 1.0 time units and a minimum hold time of 0.0 time units. The clock period is defined in the tool to be 10 time units.

By default, the tool assumes that signals are propagated through each data path in one clock cycle. Therefore, when the tool performs a setup check, it verifies that the data launched from FF1 reaches FF2 within one clock cycle, and arrives at least 1.0 time unit before the data gets captured by the next clock edge at FF2. If the data path delay is too long, it is reported as a timing violation. For this setup check, the tool considers the longest possible delay along the data path and the shortest possible delay along the clock path between FF1 and FF2.

When the tool performs a hold check, it verifies that the data launched from FF1 reaches FF2 no sooner than the capture clock edge for the previous clock cycle. This check ensures that the data already existing at the input of FF2 remains stable long enough after the clock edge that captures data for the previous cycle. For this hold check, the tool considers the shortest possible delay along the data path and the longest possible delay along the clock path between FF1 and FF2. A hold violation can occur if the clock path has a long delay.

Max Transition: Transition delay or slew is defined as the time taken by signal to rise from logic low state to logic high state or fall from logic high state to logic low state. This check ensures that logic state is changing within a specific time, not taking longer time than that specific time.

Max Capacitance: The capacitance on a node is a combination of the fan-out of the output pin and capacitance of the net. This check ensures that the device does not drive more capacitance than the device is characterized for.

Max Fanout: Fanout is the number of CMOS logic inputs that can be driven by one CMOS logic output. It refers that how many inputs can be safely driven by a single output pin.

Lab Task

So far, we haven't done any sort of timing analysis or optimization. In this part, we will try to understand the pre-CTS timing reports and will try to optimize the violations that occurred during the pre-CTS stage. Then we will create CTS and will route the design. After that, we will analyze the post rout or post-CTS timing reports and will try to optimize the violations that occurred during the post-CTS stage.

1. Now from the encounter terminal, restore the *placement.enc* database using the following command.

encounter 1> *source placement.enc*

Pre-CTS Timing Optimization

2. To check the summary of existing setup and DRV violations in the placement stage (also known as the pre-CTS stage), use the following command

encounter 2> timeDesign -preCTS

A summary of timing violations will appear on the encounter terminal like the below figure.

timeDes	ign Summar	у			
Setup mode	+ I al	•	•	default	•
WNS (ns): 8.1 ns): 0.0	.13 N	/A /A	8.113 0.000	- +
Violating Pa All Pa	ths: 0 ths: 6		/A /A	0 6	
	+			+	
	1	Real			Total
DBVc				:	
DRVs	+ Nr nets	(terms)	+ Wors	t Vio	Nr nets(terms)
DRVs max_cap	Nr nets 		+	t Vio 000	Nr nets(terms) 0 (0)
	+	0) 0)	0.	+	· · · · · · · · · · · · · · · · · · ·

3. After checking summary reports from the encounter terminal, we need to check the detailed reports of existing violations. A directory named timingReports will be created and detailed violation reports will be generated inside that directory every time when we use timeDesign command on the encounter. Check your *pnr_lab* directory whether timingReports directory and violations reports are created or not like the below table.

alu_4bit_preCTS_reg2reg.tarpt
alu_4bit _preCTS.summary
alu_4bit_preCTS.tran
0 directories, 8 files

4. In the report of step 2 if there is any negative value in max_tran and max_cap, it indicates that there is a violation in the design which must be optimized. From the report of step 2, we can say, there are no violations in the design. If we get any violations on the design, we have to use the following command for optimization.

encounter 3> optDesign -preCTS

Another optimized summary report will be generated on the encounter terminal where we can check how many violations still remain after optimization.

inal S	ummary			
+		+	+	-+
l	all	reg2reg	default	1
+ (ns):	8.113	N/A	8.113	-+
· · ·		I N/A	0.000	1
			0 6	
+		+	+	-+
-+			+	
1		Real		Total
+ Nr	nets(ter	ms) Wors	st Vio	Nr nets(terms)
İ	0 (0)	j O	.000	0 (0)
	0 (0)	0		0 (0)
	. ,		•	0 (0) 0 (0)
	+ (ns): (ns): aths: aths: + +	(ns): 8.113 (ns): 0.000 aths: 0 aths: 6 	all reg2reg (ns): 8.113 N/A (ns): 0.000 N/A aths: 0 N/A aths: 6 N/A 	all reg2reg default (ns): 8.113 N/A 8.113 (ns): 0.000 N/A 0.000 aths: 0 N/A 0 aths: 6 N/A 6

Density: 52.720% Routing Overflow: 0.00% H and 0.00% V

5. As we run the pre-CTS optimized command on encounter, many changes happened to the design like changes in the placement of cells and global routing. For that reason, we need to save the design again using the following command

encounter 4> saveDesign placement_optimized.enc

Clock Tree Synthesis

A clock tree is needed to be built in the design for balancing clock skew and latency after optimizing the design in the placement stage (pre-CTS stage). It is built using a clock buffer or inverter cells.

6. At first, we have to mention the clock name and its port name using the following command



7. Now enter the following command which will give instructions to the tool to build a clock tree.



8. To check the clock tree from the encounter, use the following command

encounter 7> ctd_win

A *Clock Tree Debugger* window will appear which shows the clock created by the command used in *step 11*



9. After successfully building the clock tree, save the design to a different database name using the following command.

encounter 8> saveDesign clock_tree_synthesis_optimized.enc

Detail Routing

10. As a pre-CTS optimization is done in the placement stage and after that, we built the clock tree again in the CTS stage, we need to perform detail routing again. To perform again detail routing, use the following command again to the encounter terminal.

encounter 9> routeDesign

11. To check whether the detailed routing has been done or not, you can check the wiring status of the signal routing by selecting a wire and then pressing **Q**. If the Wire status is either **Routed** or **fixed**, detail routing is done successfully. If all the task has been performed successfully, your encounter window will be like the following window.



12. After routing save the design using the following command.

encounter 10> saveDesign routeDesign.enc

Post-Route Timing Optimization

13. To check the summary report of existing setup and DRV violations on the routing stage (post-route stage), use the following commands.



14. To check the summary report of hold violation from the post-route stage, use the following command.



15. After using the above commands, a summary report will be shown on the encounter terminal and detailed reports of violations will be generated inside the **timingReports**

directory. Check the directory whether detail reports are generated or not like the below figure.



16. To clean the existing setup and DRV violations at the post route stage, use the following command.

encounter 14> optDesign -postRoute

After automatic optimization, updated reports will be generated inside the timingReports directory.

optDesign Fi	inal SI	Timing :	Summary		
Setup mode		all	•	+ default	-+
TNS ((ns): (ns):		N/A N/A	7.991 0.000	-+
Violating Pa All Pa		0 6	N/A N/A	0 6 +	 -+
	· +			+	
					Total
DRVs	+		Real	+	
DRVs	Nr	nets(ter	+	st Vio	Nr nets(terms
DRVs max_cap	+ Nr +	nets(teri 0 (0)	ms) Wor	st Vio .000	
	Nr		ns) Wor 0	+	Nr nets(terms
max_cap	 Nr 	0 (0)	ns) Wor 0	.000	Nr nets(terms

⊃ensity: 52.720% Total number of glitch violations: 0

17. To clean existing hold violations, use the following command.

		r 15> opt	-	, ,		
optDesign F	inal S	I Timing S	Summa	ry		
	+		+		+	- +
Setup mode	ļ	all	reg	2reg	default	1
TNS	(ns):	7.991 0.000	Í N	/A /A	7.991 0.000	
Violating P All P	aths: aths:	0 6		/A /A	0 6	
	+		+		+	- +
Hold mode]	all	+ regi	2reg	+ default	-+
	(ns): (ns):	0.000		/A /A	N/A N/A	†
Violating P All P	aths: aths:	0 0		/A /A	N/A N/A	
			+		+	- +
DRVs	1		Real			Total
	Nr	nets(ter	ns)	Wors	st Vio	Nr nets(terms
nax_cap		0 (0) 0 (0)	'		.000 .000	0 (0) 0 (0)
nax_tran nax_fanout nax_length		0 (0) 0 (0) 0 (0)			0 0	0 (0) 0 (0) 0 (0)

Total number of glitch violations: 0

18. After optimization, save the design using the following command.

encounter 16> saveDesign routeDesign_optimized.enc

Post Lab Task

- 1. What are the goals of **CTS**?
- 2. Why are buffers used in the clock tree?
- 3. How many routings are done in PnR?
- 4. Compare **Setup** and **Hold** time.
- 5. Find out the advantage of using inverter over buffer while building a clock tree.
- 6. What is clock skew and latency? How does skew affect both setup and hold violations?
- 7. Check the manual of *report_clocks, selectPin, ccopt_design, routeDesign* using the man command.

Lab-8: Physical Verification and Power Analysis Using Encounter Digital Implementation System

The main objectives of this lab are:

- Familiarization with Physical Verification (DRC, Geometry and Connectivity Check)
- Familiarization with Power Analysis (IR Drops and Electromigration)

Introduction

This section will perform physical verifications to check whether the design layout is equivalent to its schematic and checks the layout against process manufacturing guidelines provided by the semiconductor fabrication labs to ensure it can be manufactured correctly. Some common verification techniques are listed below. This lab will check the DRC, LVS, and ARC under Physical Verification Steps.



Fig: Physical Verification flow

Design Rule Check (DRC)

Design Rules define shapes/size/spacing and many other complex rules of each metal layer. It starts from the substrate to Newell to the op metal layers. DRC doesn't ensure that the device will work properly, it ensures it will get manufactured properly.

Layout versus schematic (LVS)

It checks for correct connectivity between the devices in the circuit. It is a method of verifying that the layout of the design is functionally equivalent to the schematic of the design.

ARC (Antenna Rule Check)

Checks for a large area of metals that might affect manufacturing. Ensure that the transistors of the chip are not destroyed during fabrication. Using metal jogging or inserting a diode at the gate can fix this.

Power Analysis

The power supply (VDD and VSS) in a chip is uniformly distributed through the metal rails and stripes which is called Power Delivery Network (PDN) or power grid. Each metal layer used in PDN has finite resistivity. When current flow through the power delivery network, a part of the applied voltage will be dropped in PDN as per Ohm's law. The amount of voltage drop will be V = I.R, which is called the IR drop. We will check in this lab whether special nets are shorted or not, and whether power vias are created properly, which will connect all the special nets.

Electromigration is the movement of atoms based on the flow of current through a material. If the current density is high enough, the heat dissipated within the material will repeatedly break atoms from the structure and move them. This will create both 'vacancies' and 'deposits'. The vacancies can grow and eventually break circuit connections resulting in open-circuits, while the deposits can grow and eventually close circuit connections resulting in short-circuit. In this lab, we will check the signal net's AC current limit violations.

Lab Task

- Log in to the server in the GUI mode and source the Cadence license file.
 [Xlaunch (enable SSH)→putty (load server IP) → login → csh→ source ~/cshrc_q→ nautilus]
- 2. Open a terminal and make sure you are at the home directory of your account using the command pwd.

[150205105@aust ~]\$ pwd

3. Go to the directory *lab_6/pnr_lab* executing the command *cd lab_6/pnr_lab*

[150205105@aust ~]\$ cd lab_6/pnr_lab

4. Make sure that the *placement.enc* database is present in the *pnr_lab* directory. Then launch the Encounter tool from the same directory using the command encounter

[150205105@aust pnr_lab]\$ encounter

5. Now from the encounter terminal, restore the *routeDesign_optimized.enc* database using the following command.

encounter 1> source routeDesign_optimized.enc

Filler Cell and Metal Filler

Filler cells are used to fill any spaces between regular library cells. They are needed when the density of the required metal or layer has not met the foundry or fabrication requirement.

6. To add filler cells, execute Place → Physical Cell → Add Filler.



 Then the Add Filler window will appear. Select all the filler cells from the Cell Lists of the Select Filler Cells window and give the Prefix FILLER as shown in the following figure. Then click OK.





After adding filler cells, the design will be like the following figure.

8. After adding filler cells, we have to re-route the modified design using the following command.

encounter 2> ecoRoute

9. Now to add metal filler use the following command.

encounter 3> addMetalFill

After adding metal filler, the design will be like the following figure.



10. Now, to check the placement density and number of placed cells use the following command.

encounter 4> checkPlace

Physical Verification

11. After routing, the design must pass all physical verification stages. At first, we will check all DRC (Design Rule Check) rules using encounter. Write the following command on the encounter terminal.

encounter 5> verify_drc

If the design has a DRC violation, you can see the DRC markers (white cross) from the encounter window. To check all the DRC violations, click on the *Violation Browser* icon marked on below the figure.



12. The following Violation **Browser** window will appear. In that window, all the DRC type and their detail violation can be checked. Click on any of the violation it will take you to that violation area.

X Violation Browser				_		\times
Load Violation Report Clear Viola	tion	Paç	je: 🚺 🔌 🚺	2 3 4	5 🕨	
Violation Type:	Violation: —					-
☐ Other (22/22)	LAYER	OBJECT1		BJECT2	CATI	$ \triangle $
⊡- Connectivity (22/22) Open (22/22)	M1				(3	
É- Verify (84/84)	M1				(3	
⊡- Short (84/84) Short (84/84)	M1				(3	
	M1				(3	
	M1				(3	
	M1				(3	
	M1				(3	
	M1				(3	
	M1				(3	
	M1				(3	
	M1				(3	
	M1				(1	
	M1				(1	
Description: Other: no. = 22, bbox = (10.005, 10	.075) (35.995, 27	.165)				_
🖌 Auto Zoom; Level(um)	Active Layers		» 🏂	K 💿		
Find		Save Report				
Find:						
📃 Case Insensitive		Drc File: alu_4b	it.viols.drc	Save	e) (Loa	d
Place in Category		Report File: alu_4b	it.viols.rpt	Save		
<u>S</u> ettings		<u>C</u> lose	Ш	elp		

13. To solve power net (VDD) and ground net (VSS) related violations, use the following commands on the encounter terminal.

encounter 6> globalNetConnect	VDD	-pin	VDD	-instanceBasename	, *	-verbose
encounter 7> globalNetConnect	VSS	-pin	VSS	-instanceBasename	* .	-verbose

- 14. Now to solve violations that occurred due to the shape of via, zoom into the violation area and change the via type by clicking the "Shift+N" key.
- 15. Now clear all DRC markers from the *encounter* and *Violation Browser* window and again check the DRC, using the following commands.

encounter 8> clearDrc

encounter 9> verify_drc

16. To check all violations related to the connectivity of the design, use the following command.

encounter 10> verify_connectivity

17. To check geometry violations from the encounter, write the following command on the encounter terminal.

encounter 11> verifyGeometry

18. To check ARC (Antenna Rule Check) using encounter, write the following command on the encounter terminal.

encounter 12> verifyProcessAntenna

Power Analysis

- 19. To check whether the Power/Ground net is short or not use the following command on the encounter terminal. The command checks short between
 - a. PG and PG nets
 - b. PG and signal nets
 - c. PG and other special net

encounter 13> verify_PG_short

20. To check all the single power via are generated correctly to connect each of the PG net together.

encounter 14> verify_power_via

21. The following command will check only the generated stacked power via on the design and reports unconnected or weakly connected special nets.

encounter 15> verify_power_via -stacked_via

22. To prevent wire from self-heating or AC signal electromigration, signal interconnects should be analyzed for their AC current carrying capacity and measured against the AC current limits specified by the foundry. Use the following command to check AC current violations on signal nets

encounter 16> verifyACLimit

23. Now if you optimized all the violations save the final design using the following command on the encounter terminal.

encounter 17> saveDesign finalDesign.enc

Post Lab Task

- 1. Discuss the importance of filler cell and metal filler?
- 2. How the ARC problem can be solved?
- 3. What is IR drop? Define is Static and Dynamic power dissipation?
- 4. How LVS comparison is dine in digital design?
- Check the manual of verify_drc, verify_connectivity, verifyGeometry, verifyProcessAntenna, verify_PG_short, verify_power_via, verifyACLimit using the man command.

References and Acknowledgment

The following resources have been consulted while preparing the manual.

- Stephen Brown and Zvonko Vranesic, "Fundamentals of Digital Logic with Verilog Design".
- Erik Brunvand , "Digital VLSI Chip Design with Cadence and Synopsys CAD tools"
- M. L. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, JSBN: 0-7923-7991-8.
- A. B. Kahng, J. Lienig, I. L. Markov, J. Hu, "VLSI Physical Design: From Graph Partitioning to Timing Closure. Springer Publishers", ISBN 978-90-481-9590-9.
- https://linuxhint.com/
- <u>https://www.synopsys.com/glossary/what-is-static-timing-analysis.html?fbclid=IwAR1Rs0F3NMyxNs-</u> 7y4FacKjfbu5M08XzhOTps_eZaTvqueUS4DMNgRzenhw

Prepared by:

- Adnan Amin Siddiquee Lecturer, Department of EEE, Ahsanullah University of Science and Technology, Dhaka, Bangladesh
- II. Partha Sanjoy DevEngineer,Ulkasemi Limited, Dhaka, Bangladesh

Special Thanks to:

- Dr. Satyendra Nath Biswas Professor, Department of EEE, Ahsanullah University of Science and Technology, Dhaka, Bangladesh
- II. Mahmudul Hasan Shuvo Assistant Engineer (former), Ulkasemi Limited, Dhaka, Bangladesh